```
IN THE UNITED STATES DISTRICT COURT
 1
                    FOR THE EASTERN DISTRICT OF TEXAS
 2
                            MARSHALL DIVISION
     NETLIST, INC.,
                                      ( CAUSE NO. 2:21-CV-463-JRG
 3
                                     )
                Plaintiff,
 4
 5
     VS.
     SAMSUNG ELECTRONICS CO., LTD., (
 6
                                     ) MARSHALL, TEXAS
     et al.,
                                      ( NOVEMBER 4, 2022
 7
               Defendants.
                                     ) 9:00 A.M.
 8
 9
10
11
                             MARKMAN HEARING
12
                      BEFORE THE HONORABLE ROY PAYNE
                      UNITED STATES MAGISTRATE JUDGE
13
14
15
16
17
18
19
20
21
22
                        SHAWN McROBERTS, RMR, CRR
                          100 E. HOUSTON STREET
                          MARSHALL, TEXAS 75670
23
                              (903) 923-8546
                    shawn mcroberts@txed.uscourts.gov
24
25
```

| 1 | APPEARA | ANCES |
|----|-----------------------|--|
| 2 | FOR THE PLAINTIFF: | RELL & MANELLA, LLP - OS ANGELES |
| 3 | 1 | 800 AVENUE OF THE STARS UITE 900 |
| 4 | L | OS ANGELES, CA 90067-4276 310) 203-7096 |
| 5 | · | Y: MR. JASON SHEASBY MS. ANNITA ZHONG |
| 6 | | MR. MICHAEL TEZYAN |
| 7 | | cKOOL SMITH, P.C MARSHALL 04 E. HOUSTON ST., SUITE 300 |
| 8 | M | ARSHALL, TEXAS 75670 903) 923-9000 |
| 9 | • | Y: MS. JENNIFER TRUELOVE |
| 10 | FOR THE DEFENDANTS: F | ISH & RICHARDSON, PC - ASHINGTON DC |
| 11 | | 000 MAINE AVE. SW, SUITE 1000 ASHINGTON, D.C. 20024 |
| 12 | (| 202) 783-5070 Y: MR. MICHAEL MCKEON |
| 13 | F | ISH & RICHARDSON, PC - |
| 14 | | AN DIEGO 2860 EL CAMINO REAL, STE. 400 |
| 15 | | AN DIEGO, CA 92130 858) 678-5070 |
| 16 | В | Y: MR. FRANCIS ALBERT MR. JEFF BURTON |
| 17 | F | ISH & RICHARDSON P.C |
| 18 | | ALLAS 717 MAIN STREET, SUITE 5000 |
| 19 | | ALLAS, TEXAS 75201 214) 747-5070 |
| 20 | В | Y: MR. MATTHEW COLVIN |
| 21 | | ILLAM & SMITH, LLP 03 SOUTH WASHINGTON AVENUE |
| 22 | | ARSHALL, TEXAS 75670 903) 934-8450 |
| 23 | В | Y: MS. MELISSA SMITH |
| 24 | | HAWN M. McROBERTS, RMR, CRR 00 E. HOUSTON STREET |
| 25 | | ARSHALL, TEXAS 75670 903) 923-7464 |

THE COURT: Good morning. Please be seated. 1 For the record, we're here for the claim construction 2 hearing in Netlist versus Samsung, which is Case No. 2:21-463 3 on our docket. 4 Would counsel state their appearances for the record? 5 6 MS. TRUELOVE: Good morning, Your Honor. Jennifer Truelove for Plaintiff Netlist. With me today and who will be 7 presenting is Mr. Jason Sheasby, his colleague Annita Zhong, 8 and Michael Tezyan. We also have with us today some corporate 9 representatives, Jayson Sohi, Tobin Hobbs, and Jamie Zheng. 10 11 We are ready to proceed. THE COURT: All right. Thank you, Ms. Truelove. 12 MS. SMITH: Good morning, Your Honor. Melissa Smith 13 on behalf of SamSUNG. I'm joined this morning by Mr. Mike 14 McKeon, Mr. Matt Colvin, Dr. Frank Albert, Mr. Jeff Burton. 15 And then, Your Honor, we also have two corporate 16 17 representatives from Samsung today--Young-Jun Choi, as well as Won-Jin Lee. And Your Honor, we're ready to proceed. 18 THE COURT: All right. Thank you, Ms. Smith. 19 I will also point out for the record that earlier this 2.0 morning we distributed to counsel for both sides a set of 21 preliminary constructions of the disputed terms. The purpose 2.2 of issuing those preliminary constructions is not to deter 23 either side from taking whatever positions they think are 2.4 appropriate on these terms; rather, the preliminary 25

2.0

2.1

2.2

constructions are designed to let you know where the Court is after the initial review of the briefing and the record so that you can focus your arguments where you think the Court may have most gone astray. I do reserve the right to amend these preliminary constructions, and not uncommonly do alter them based on the arguments received at this hearing, so I hope that you will take them in that spirit.

I'd like to hear the arguments on a term-by-term basis, but I'm happy to take them in whatever order counsel think is most productive and to group them if counsel think that would be efficient.

And I will note also that a variety of these preliminary constructions have notes on them. Those notes are not part of the official construction; they're designed to let you know what will be reflected in the order that issues so that even though it might say 'plain and ordinary meaning', there will be further discussion in the order that issues designed to govern the way the experts handle these terms. So I just wanted to let you know that's what those parenthetical notes are intended to communicate.

Having said that, I'll turn it over first to counsel for Plaintiff.

Good morning, Mr. Sheasby.

MR. SHEASBY: Good morning, Your Honor. May it please the Court.

On term A, we will stand on the papers because the Court has preliminarily adopted our construction, and perhaps

Samsung would appreciate the opportunity to argue on that one.

THE COURT: All right.

2.0

2.1

2.2

MR. McKEON: Good morning. Mike McKeon for Samsung.

Always a pleasure to appear before you.

So I do want to make just a few points on the first term, the 'dual buck converter' term. And one thing I want to emphasize, and maybe we didn't do as good a job in our brief as we should have in this, but this term 'dual buck converter' that appears in dependent claims, it shows here on slide 7 a depiction of what that physically looks like in the patent and it's depicted in figure 16.

This term is not a term of art--'dual buck converter'.

'Buck converter' is. That's why no one's disputing that term.

But 'dual buck converter' doesn't have a common, ordinary,

understood meaning, and that's why, you know, we think it's

appropriate in this case to look to the specification to get

guidance on that. And when you do that, what you see here is

in figure 16 and the corresponding description at column 29 of

the patent, starting at line 46, which really defines and

gives meaning to what this term, which has no understood

meaning in the art, what it means in the context of the

patent. And what we see here is that when we talk about the

dual buck converter, we have these two voltages coming out.

2.0

2.1

2.2

No one, of course, disputes that. It's two voltages coming out. But one voltage that comes out is different, distinct from the other voltage comes out.

And the explanation here in the patent is -- again, at column 29, is that you have the 2.5 voltage coming out, and in the context of the embodiment, it's going to a particular device in the whole system, an isolation device; whereas, the second voltage is a reduced voltage, and that's going to the -- a separate and distinct device--FPGA. And so we have these two voltages coming out, but the voltages are different.

And, in fact, if we go to slide 9 here in our presentation, what we see here if you look at all the buck converters, they all actually have different values at the output. And why is that? Because the patent describes in quite detail that we want to drive different types of components in the system, and these different components are going to have different voltage requirements. And the logic here, Your Honor, is, Well, if I had two components that only needed 1.8 volts, well, then I just need one output of a buck converter that I can send to both of those components. So I don't need -- if I have a buck converter with a dual output, it would be superfluous, completely redundant, unnecessary to have them be the same voltage.

And we see the descriptions in the specification here at column 29, you know, quoting here at line 33, you know, "an

2.0

2.1

2.2

2.4

appropriate amount of powering for the various components."

And the way the system is defined in the patent, and

particularly the buck converters, in every instance -- there's

not a single instance where we have a different value or a

same value coming out not only within the dual buck converter,

but actually across the buck converters, because again, that

would be superfluous; you wouldn't need to do that.

One final point, Your Honor, is there is a claim in the patent where we talk about a first and third buck converters are configured to operate as a dual buck converter, and the point here is that when -- if I had these separate buck converters that had these separate values in the independent claim and I bring them together in the dependent claim, then they're going to have -- retain their separate values and -- when they're combined as a dual buck converter. And again, it -- you know, it would make no sense as a matter of logic or as a matter of the technology as described in this patent to have them be the same value because you would just have one output then that would go to the different components.

THE COURT: You know, Mr. McKeon, that sounds like a good argument to me for the system having the capability to have a different value out of each buck converter, but where do you derive a requirement that it can only be different values?

MR. McKEON: I would say, Your Honor, when the

2.0

2.1

2.2

disclosure is limiting in that way, when THE -- to describe the embodiment -- and again, this is not a term of art. When they describe 'dual buck converter' in the patent, it's only described this way. And I do concede, Your Honor, looking at the claim language itself, you know, if you want to take the most broadest view of the claim language itself, your proposed construction in the preliminary is, you know, within that logic. But if you look at the specification and one of ordinary skill in the art is thinking, What about the dual buck converter, I'm going to have to go to the specification, and when you have it consistently and uniquely defined in this way, then, you know, we think that's limiting, and that's really the source of our point here, our argument here.

THE COURT: You know, I would quibble with your use of the word 'defined'. I don't see it defined in the specification at all.

MR. McKEON: What I would say, Your Honor, we rely on cases like *Bell Atlantic* where you have these -- you know, defined by implication. You're absolutely right, Your Honor; it's not defined in the sense that 'dual buck converter' is herein defined as X, Y, and Z, and that's definitely the case, Your Honor. But when you have a description of a component that has no ordinary meaning in the art and it's the only description of it, then you have to define it by implication, and we think that's really what's going on here in the context

of this term.

2.0

2.2

THE COURT: And let me back up and question a premise you have on the screen right now, which is that the first buck converter and the third buck converter must involve different voltage amplitudes. Is that just an implicit characteristic as you see it, or is there something in the specification that you think requires that?

MR. McKEON: Again, Your Honor, going back to the -sort of the main foundation of our argument, which is the only
disclosure is that they have -- all have separate values
coming out. And again, it would be superfluous if I was to
have -- if these were all the same values, to be superfluous
you would just need one output and you could drive as many
different components in the system as you wanted to with that
one value. The point is that these difference components that
are in the system require different values.

And that is why we have these -- you know, you have these -- this one voltage coming into all these buck converters, you have one voltage coming in at 1110 or, alternatively, 1112.

That's value coming in. One value is coming in. And these different buck converters are going to downscale that value, it's actually five volts coming in, and they're each going to down-tick the value to the appropriate level and they're all going to have different values. And if you had a system where they could be the same, then you wouldn't need these different

buck converters.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

And we just think with the term 'dual buck converter', particularly because it's not defined in the art, you know, you're going to have to be stuck with you what you disclosed to the public in your patent. And that's the main point and premise of the argument, Your Honor.

> All right. Thank you, Mr. McKeon. THE COURT:

Your Honor, may I pass up some slides, MS. SMITH:

please?

THE COURT: Sure.

MS. SMITH: Thank you.

THE COURT: Thank you, Ms. Smith.

Go ahead Mr. Sheasby.

MR. SHEASBY: Thank you, Your Honor.

I think the basic premise of the argument is that two separate components cannot demand the same value on the module, and that is absolutely inconsistent with the patent. This is the '918 Patent, 29, 18 through 64, and this is an object lesson in why there may be lots of reasons to have separate circuits delivering the same voltage.

So in this example the DRAM, flash, and controller all require 1.8 volts, and there is an option of them being supplied over a single line, 1102. But then if you go down to the bottom of that same passage, it makes clear that an independent voltage can be used to supply the DRAM and flash.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

2.4

25

And, of course, those DRAM and flashes still require the same 1.8 volts; they're just being supplied independently. And so the basic premise that each of the wires has to, in effect, supply a different voltage is not in the specification itself.

The dual buck converter, there is no evidence that that's a specialized term of art or a term that was coined by the patent owner in this case. The purpose of the figure 16 embodiment is to note that you can use lots of different types of power management tools. You can use buck converters, you can use dual buck converters, you can use buck and burst converters, but there's no requirement or -- there's no requirement or standard that each of those has to deliver a different voltage. For example, we know in the preferred embodiment that the voltage 1122 is outputting 1.8 volts, but, in the alternative, there can be a separate for DRAMs, flash, and FPGA, but we know in the alternative embodiment there could be an independent voltage.

Thank you, Your Honor.

THE COURT: And Mr. Sheasby, is there a reason that you can articulate why a dual buck converter would have the same voltage coming out on both lines?

MR. SHEASBY: There is, Your Honor, and I can explain it. There is two reasons.

If you go to slide 66.

In particular in FPGA--and you can look at this from the

```
specification itself -- the FPGA operates not just at one
 1
     voltage; it can operate at multiple voltages at different
 2
     particular times. And that's talked about in the
 3
     specification. If you ran the core of the FPGA, you would
 4
 5
     operate at one voltage; if you ran other elements of the FPGA,
     you'd operate at another voltage. And so, for example, this
 6
     is talking about FPGAs that operate across voltage ranges that
 7
     start from 1 and go up to 2.5 volts.
 8
          And so the reason for the dual buck converter having the
 9
     capability of doing different voltages, but not requirement,
10
     is that it's not an assumption that the voltage demand for a
11
     given component will stay the same throughout the operating
12
     cycle. And the specification in particular talks about the
13
     FPGA operating at different voltages in different events.
14
               THE COURT: All right.
15
                              Thank you, Your Honor.
16
               MR. SHEASBY:
17
               THE COURT:
                           Thank you, Mr. Sheasby.
               MR. McKEON: Your Honor, I think you got the
18
     argument, so with that, we rest.
19
               THE COURT: All right, then. Thank you, Mr. McKeon.
2.0
          And we can take the next term.
2.1
               MR. SHEASBY: Your Honor, I think for B, C, and D we
2.2
     will stand on our briefing.
23
               THE COURT: All right.
24
               MR. McKEON: Ms. Andrews, can we have the slides?
25
```

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

24

25

All right. 'Pre-regulated input voltage', Your Honor. So, I mean, the dispute here, of course, as Your Honor knows reviewing the briefs is, you know, whether this regulated voltage needs to be generated on the memory module itself. That's really the crux of the dispute here. And, you know, I'll note that their proposal, of course, modulated input voltage. And the thing about their proposal, Your Honor, it takes out the word 'pre-regulated'. 'Pre-regulated' must mean something. You know, 'pre-regulated input voltage'. And if you just say 'modulated input voltage', what does that -- that really changes the character of what 'pre-regulated input voltage' is.

And we think from the context of the disclosure in the patent, and also the claims, is that the pre-regulated voltage, it comes from the input voltage, the source of it, but the key is that it's actually done on the module. And, of course, the pre-regulated voltages serve to be an input into the buck converters we just talked about.

And this is where the language appears in the claim. And just take a second, Your Honor, if I can, to walk through -sort of piece together how the claim operates in these different elements. Of course, we have that printed circuit board. And we had this input voltage. That comes in and that is going to this power element. And the power element is what is generating on the actual module, on the circuit board, it's

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

generating the pre-regulated input voltage which, in turn, goes to the buck converters and, of course, is an output and that goes to another component. So the patent is very clear in its description how these all relate, and we -- you know, we think the claim is very consistent with that.

And the disclosure here, Your Honor, is also very clear And what we've highlighted here in this red, these are the two power elements, and both take that input in and what they're doing is they're cranking that up to a higher level and they're pre-regulating the voltage. And what are they pre-regulating the voltage for? Well, they're pre-regulating it to be inputs into the buck converters we talked about. And then the buck converters, in turn, will down -- you know, down shift the voltage. But the pre-regulated voltage is something that's generated on the power module because it's tied directly to the buck converters. They're the inputs to the buck converters. of course, we see that in the disclosure how they're all tied together.

Now, there's an argument made by our capable counsel here on the other side about figure 12, and I just want to quickly respond to that. Now, figure 12 is a different configuration, and then what I have here on the slide is figure 12 and this power source 1080. And the argument that was made is, Well, what if you take the figure 12 power source

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

and you could bring it into figure 16. And there is disclosure in the patent that says that, but it has nothing to do with the pre-regulation. I mean, the figure 12 doesn't even talk about pre-regulated voltage.

And the reason why counsel points out figure 12 is because there is actually a section in connection with describing figure 12 that says 1080, this power source, can be off the module. It says that for figure 12. And they cite to that and say, Okay, Your Honor, therefore, you shouldn't have that requirement. But Your Honor, I think the point there is that actually the fact that it says it for figure 12 and does not say it for figure 16 I think is quite telling. I mean, they -- when they want to have clarity around where these different components could be and where these signals are generated, they gave you the option of figure 12, but they specifically did not do that in figure 16.

And figure 16, of course, is very important because that's where the pre-regulated voltage term is applicable. The pre-regulated voltage is the green here on the right, and that's coming from the power sources, and it's generated on the board, and it's tied directly to the buck converters. And the way they've construed it, Your Honor, and I fear the way that your preliminary -- the scope of your preliminary is that, you know, this pre-regulated voltage can be generated, you know, systems away, and as long as it ends up into the

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

2.4

25

buck converters that's all that matters. And we just think, Your Honor, that's a step too far given the context of this term as it's used in the patent, and also, you know, the pre-regulation. That's a term in the claim. And I fear, Your Honor, that your construction just removes that. And what meaning does that have in the context of this claim and this patent--pre-regulated voltage. And we feel, Your Honor, that, you know, it's got to be tied directly to those buck converters and it's got to be generated on the module.

And with that, Your Honor, I'll save --

THE COURT: I quess my initial read on this is that while pre-regulated voltage is a limitation of the claim that has to be met, the claim as it's written is agnostic as to where that occurs. And I understand that there is an embodiment which is displayed in figure 16 that would support your understanding of it, but my difficulty is in finding that that embodiment has to be read into the claim.

MR. McKEON: And Your Honor, that's obviously a great question, and what I would say to that is, you know, again, I would just -- I would hang my hooks onto that 'pre-regulated' term. But if you look at the way the claims set up, you've got this input voltage coming in and it's coming in from these edge connections, and the edge connections are on the module. So I have the input voltage coming from the edge connections and then I'm generating these

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

pre-regulated input voltages. They're pre-regulated input voltages, and these input voltages, where do they come from? They don't just fall from the sky. They came in through the edge connection. So the input voltages are on the board. And when they make the pre-regulated input voltages, I'm doing that on the board because they're coming from what came in through the edge connection. So I think the claim itself really gives you the structure of how these voltages are related, and it's tied directly back to figure 16. So they're coming in from the That's a structural limitation there. The input voltages are coming into the edge, and then they go into the power circuit, and they are pre-regulated, and that's all on the board. And, you know, the pre-regulated input voltages, again, they are not just falling from the sky; they're coming -- they're generated on the board, and the source of them, you know, is what's coming into those edge connections. the source of that power. And so the claim itself is what

THE COURT: All right.

MR. McKEON: Thank you, Your Honor.

really puts that structure together there, and I think, you

know, when you look at the patent it really brings it home.

THE COURT: Thank you, Mr. McKeon.

MS. ZHONG: Can we switch? Thank you very much.

THE COURT: And Ms. Zhong, if you can pull that mic

```
I want to make sure I can hear you.
                                                         Thank you.
 1
     down to you.
               MS. ZHONG:
                           Can you hear me now?
 2
               THE COURT:
                           Yes.
 3
               MS. ZHONG:
                           Thank you, Your Honor.
 4
          So why don't we start with slide No. 72.
 5
 6
          Let's start with the claim language. And Your Honor has
     pointed out there is really no connection between the
 7
     pre-regulated input voltage and the input voltage that's
 8
     received from the edge connection. As Samsung's counsel has
 9
     pointed out, the pre-regulated input voltage is an input for
10
     the buck converters, and there is a separate input voltage
11
     from the portion received at the edge connections. The claim
12
     otherwise does not place any restrictions on the two terms.
13
          And then if we go to figure 16 that the counsel has hang
14
     its hat on, if you look at figure 16, it's not a memory
15
16
             What it says is a power module. The power module can
17
     be part of the memory module or it can be off the memory
     module. So think about when it's off the module there is a
18
     memory module, there is a separate connector where the power
19
     module is actually connected to the memory module. So figure
2.0
21
     16, the caption of it, the description in column 9, lines 39
     to 41, says figure 16 is a power module illustrating a power
2.2
     module. It's not illustrating the memory module. That power
23
     module can be part of the memory module as shown in, for
24
```

example, figure 12, 13, and 14 illustrated on the same PCB, or

25

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

module.

as described in the specification for figure 12, it can be off

So Your Honor got it right—the pre-regulated voltage need not be generated on the same PCB as the memory. They can be off module. The patent the inventors anticipated and described both possibilities, and that's in, for example, column 26, lines 26 through 35.

So in column 26 through 35, they contemplated both having the second power module 1080 on the same PCB as a memory module as the rest of the memory or it's to be off. And the power module is exactly the same.

If Your Honor doesn't have any additional questions, we will rest on the paper at this time.

THE COURT: All right. Thank you, Ms. Zhong.

MR. McKEON: Your Honor, a quick response to that?

THE COURT: Certainly.

MR. McKEON: And again, Your Honor, I just want to emphasize, the description regarding having the power module, you know, removed from the memory module, that's in column 26 with connection with figure 12, and then -- and counsel cited that, you know, being at line 30. And the point is that description does not appear anywhere in connection with figure 16, and the claims here are clearly directed at figure 16. If you're talking about buck converters and all that, that's figure 16. That's -- the only disclosure of the system is

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

24

25

```
figure 16. And the fact that that same description that
counsel pointed to is not anywhere near figure 16 description
really tells -- I think tells the reader and one of ordinary
skill in the art that this is a different configuration of
figure 12. And with respect to figure 16 description, what
the claim corresponds to, these are done on the module. And
again, the word -- the 'pre-regulated' language I think
supports that.
     With that, Your Honor, unless you have any questions, we
can turn to the next term.
          THE COURT: All right. Thank you, Mr. McKeon.
          MR. SHEASBY: Mr. McKeon, I already said I was going
to rest on -- just to make it more efficient, the next three
I'm going to rest on.
          MR. McKEON: Thank you.
          THE COURT: All right. So I'll hear from the
Defendant on anything on the C and D terms.
          MR. McKEON: Thank you.
     On this one, Your Honor, if I may -- so 'first',
'second', 'third', and 'fourth'. And I think the issue here,
Your Honor, is what is 'distinct'. And as Your Honor -- you
know, the case law is clear that, you know, these need to be
distinct. So we're having an issue about what is 'distinct'.
And I think, you know, were -- the construction, as Your Honor
put in the preliminary, 'distinct' is just physically
```

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

24

25

separate; it's distinct, and in our -- we're going further than that; we're saying yes, you've got to have that, but you also -- in the context of this patent and this art, 'distinct' also needs to be distinct in value. So, you know, separate and then distinct in terms of the values.

And on this point, Your Honor, there's a case Alexsam/Cigna case that we cite in the brief, and the issue there was the first database distinct from the second database. And this is one of your decisions, Your Honor. And what you held there, you know, you held they have to be distinct consistent with the case law, but then you said, you know, you're not going to get into the issue about what that means in the context of that dispute. You felt that was something the jury should decide. And what we would invite here, Your Honor, is this same result. Let 'distinct' -- we all agree they have to be distinct, and there's no dispute about that. And what we would invite, Your Honor, is sort of following the logic of the Alexsam case and let's let the jury decide the context of this patent and technology--you know, what does it mean to be distinct. And I think that's something that our experts are going to get up there and talk about and that's something that the jury can ultimately decide in the context of this technology and this patent.

THE COURT: You know, in the Alexsam case, what we were concerned about was the issue there you have a single

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

database and one side wants to draw lines and partition it into allegedly multiple databases, and that was the fact issue that was involved with whether they were distinct. I don't see that there's a similar issue here with these first through fourth voltages, but --

MR. McKEON: Yeah. I mean, I quess, Your Honor, the -- I mean, I would say the logic applies equally and, you know, so I get the line-drawing point is it a distinct debate as different in nature, but fundamentally, you know, whether the voltages first, second, and third are distinct in the context of this technology, you know, ultimately that's the question at hand here, and I think that was -- I think that's best left to the jury in this context, following the same logic.

Well, I just wanted to make sure that it THE COURT: was clear that the position that I'm taking at this point is that you are right, they have to be distinct, but I'm not agreeing that being distinct means they have to have different amplitudes, and that's what I quess to a certain extent you were talking about before. I understand that may be the highest and best use of this system, but the question is do the claims require it, and that's what I'm struggling with.

MR. McKEON: Yeah. And I -- that is certainly the debate, Your Honor, and that's why, you know, I invite the Court to, you know, use the same logic that you did in the

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

Alexsam case here and let the jury decide whether in this context what we see here on slide 16 and whether these are distinct, you know, in the context of an accused system or not, and let that just -- the jury decide that ultimately, and leave it at distinct, that will be part of the construction, and then the jury can take it from there. All right. I understand the argument. THE COURT: MR. McKEON: Thank you, Your Honor. THE COURT: Thank you, Mr. McKeon. MR. SHEASBY: So we start with the claim language the Federal Circuit requires. If you look at the claims, it recites one or more regulated voltages, so multiple regulated voltages through the fourth. And then -- that's claim 23 of the '918. And then in dependent claim 29 it makes clear that those regulated voltages can actually have the same amount. THE COURT: Mr. Sheasby, you're a bit taller than your co-counsel. If you could adjust that mic that would help. Thank you.

MR. SHEASBY: Not in personality, Your Honor; only in height.

You asked this question, which is why would two separate lines give the same voltage, and I gave you one example from the specification that the FPGA operates in different states and, therefore, requires different voltages. There's another example. So if you look at this specification '918, 29, 18

through 64, it talks about the wire, the rail for the voltage being provided at 1.8 volts for two amps for 60 seconds. of course, what we know from electrical engineering is that voltage is only one aspect of what triggers the load that's placed on a circuit.

So the analogy that Doctor Zhong gave to me yesterday was the following: There's a reason why you don't plug in a power strip and plug in four microwaves all at 110 volts into the same circuit, and the reason for that is that you'll short the circuit because the load will be too great. And what this passage is speaking about is the fact that one circuit--this is 1122--is going to provide 1.8 volts, but it's going to provide it two amps for 60 seconds. But you may need the same voltage but different amps and a different load for another circuit, and that's why the specification expressly describes the voltages as being able to be independent even though they're the same amount, because voltage is only one of the three parameters that describe how you feed the modules that you're dealing where.

If you go to slide 57.

This is another example that we look at. This is from --

Slide 56.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

This is from PNC -- from Samsung's own papers. This is Exhibit 30 to our reply at papers 15 and 30. And they

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

acknowledge this as well, that separate voltages can have the same amplitudes.

So this is I don't think anything esoteric or funny. This is a basic element of electrical engineering, which is that you may want different rails or different pipes all differing the same voltages because voltage is only one of the parameters that is contributing to the load you need to feed from those circuits.

I'll rest on that, Your Honor, unless you have any questions.

THE COURT: All right. Thank you, Mr. Sheasby.

MR. SHEASBY: Thank you, Your Honor.

MR. McKEON: Just a brief response, Your Honor?

THE COURT: Certainly.

MR. McKEON: Just for the record, and we do take issue with the description that the specification discloses using the same voltage in these different components and, you know, Mr. Sheasby pointed to some extrinsic evidence Samsung documents regarding how their systems -- well, I guess it's a But the point is in the specification there's no JESD bag. disclosure of that in the specification.

THE COURT: Well, I quess the question is, what I understand from the Plaintiff's argument is that they're saying that's a reason why it would make sense for the capability to have different voltages but not a requirement.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

And if you want to rebut the argument that it would be useful to be able to have the same voltages from the different circuits, then tell me about it, but that is what I'm struggling with--just because the embodiment shows separate voltages, does that make it a limitation.

MR. McKEON: And I would say yes, Your Honor, in this context. I mean, again, there is just no disclosure where you have it -- they'd have the -- they would be the same. And then, of course, in the context of the patent, where you have these various buck converters, they're going to different places, and there's no disclosure that you would have -- that a particular FPGA in one system would have the same voltage as an FPGA in another part of the system. There's no disclosure on that. And yes, you can have different FPGAs, but there's no disclosure that they would necessarily have the same voltage.

And maybe in a real-world system you would have situations where that would be the case, but we're limited to what we've got here in the patent documents. And when you have this disclosure that's very specific in terms of the different values of these signals and nothing else, then, you know, we think that's limiting.

THE COURT: All right. I do understand the argument. Thank you.

> MR. McKEON: Thank you, Your Honor.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

```
MR. SHEASBY: Your Honor, we'll rest on -- I think I
just referred Your Honor to the passage 29, 33 through 64
which talks about a flash and DRAM, two separate components
both at 1.8 volts, and we disclosed them being fed by separate
independent lines.
     And with that, as to term E we'll rest as well, if my
brother would like to argue that in the first instance.
     Term E. Did you want to argue term E?
          MR. McKEON: Your Honor, we're going to rest for D,
E, and F. We will rest on the papers.
          MR. SHEASBY: So with Your Honor's permission, we
will argue F.
          THE COURT: All right. Go ahead.
                       Thank you, Your Honor.
          MR. SHEASBY:
          MS. ZHONG: Slide No. 80, please.
     It's our position that the memory module should be
limiting because it provides the antecedent basis for the test
in the body. That's consistent throughout the claims. For
example, claim No. 1, the preamble says a memory module, and
that provides the antecedent basis for the end of the memory
module at the end of the first limitation. There is
well-established case law that says if the -- a term that's
appearing in the preamble provides the antecedent basis for
the text in the body, then that particular phrase should be
considered unlimiting.
```

And with that I will rest.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

THE COURT: You know, it can be limiting because it provides antecedent basis, but this certainly looks like nothing more than a statement of an intended use of the device. Does it provide any other meaning to it other than the intended use?

MS. ZHONG: Well, it requires -- if Your Honor looks at --

Let's go back to claim No. -- slide 81.

The first limitation is, A printed circuit board having interface configured to fit into a slot, and that interface is required to include a plurality of edge connections, to couple power, data, address and control signals between the memory module and the host system. So that provides a context.

There is an interface -- think about the DEM. There is a bunch of gold fingers on the edge. And that gold edge, those gold fingers are supposed to provide power data and control signals between the host and that memory module, like the DEM board. So it provides a context of it--what is that interface So the memory module provides that context. It's not an intended use. It provides -- defines a physical structure where the interface needs to couple the signals with.

THE COURT: So you're saying without the preamble being limiting, it does not -- the claim does not define a

complete apparatus?

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

24

25

MS. ZHONG: Well, it makes clear that the printed circuit board -- the interface on that printed circuit board is providing the -- is coupling the signals between the host and that system. So everything else -- for example, the voltage conversion, the plurality of the component coupled to that is part of the memory module between which -- and the host system the interface is providing the conduit, or like the pass way for the signals. So it does provide the context.

THE COURT: So you're saying that if we don't construe the preamble as limiting, the claim will not be clear as to what the -- whether the device is the memory module that's referred to at the end of the first limitation?

MS. ZHONG: That's correct. For example, whether the voltage conversion circuit needs to be part of the memory module or not, then it's not going to be clear.

THE COURT: All right. Thank you, Ms. Zhong.

MR. McKEON: Okay. All right. So Your Honor, just where you started, I mean, this really is intended use. The point is here you have this printed circuit board, and the printed circuit board is doing various things and it's just doing this coupling between these other things. These other things aren't part of -- it doesn't indicate here specifically that they're part of what the printed circuit board is doing.

And I think the case that we think is on point here, Your

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

24

25

Honor, is, you know, your ruling in the Sol IP case where we had the same situation where we had a reference to the wireless communication system that was in the preamble, and Your Honor, you know, the same logic really that applies here is that it really doesn't overcome that presumption that, you know, it's not limiting. And you don't -- it's not really part of the claim and part of the system that's claimed. Even though it is, in fact, referenced, you know, within the body of the claim, it's not really doing anything, and particularly in the case we have here which is really an intended use situation.

THE COURT: Well, the argument I'm hearing from the Plaintiff is that it may not be clear that the memory module identified at the end of the first limitation is the device itself, the claimed device. Do you believe that it is clear that the memory module within the first limitation is the overall device even if the preamble is not limiting?

MR. McKEON: Well, I think what's required is that the printed circuit board do these things. Right? It has the plurality of edge connections configured to couple power, data, and address and control signals. And the point there is the coupling that it's performing, this thing you hold in your hand, the coupling it's performing is between the memory module and the host system.

And, you know, the host system here has no antecedent

2

3

4

5

6

7

8

9

10

11

12

1.3

14

15

16

17

18

19

2.0

2.1

2.2

23

2.4

25

```
I mean, it doesn't --- I mean, that particular term
doesn't have any antecedent. The point, though, is -- well, I
guess it does. I take that back, Your Honor. It's up in the
other -- in the top here.
```

But the point is that these two separate modules and the system for the host system, they're outside of what we're talking about here. And the only thing that the printed circuit board is doing, it's making sure that these power, data, address and control signals, that it's coupling between these two systems. And so I don't --

THE COURT: Well, the PCB that's claimed in the first limitation is claimed as part of the memory module, isn't it?

MR. McKEON: Well, it's a comprising term. Right? So it would include -- you know, it would include memory -the memory module will have a PCB, a voltage conversion circuit, and a plurality of components. That's how you'd read the claim, for sure.

THE COURT: Well, I guess what I'm hearing from the Plaintiff is the concern that if the preamble is not limiting, that first limitation could be read as referring to a memory module that is not part of the device that's claimed; that it is just referring to a connection between some unclaimed device, the memory module, and the host system.

MR. McKEON: I -- yeah, Your Honor. I don't -- I

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

2.4

25

quess I don't agree with the argument. I mean, the point is here you have the memory module, and it's not like the antecedent goes away and is irrelevant. You know, it still guides your -- how this claim operates. It's clearly -- the memory module that is at issue here is the one that the printed circuit board is sitting on, but doesn't mean -- it doesn't mean that all of the sudden the memory module is a requirement of the claim. It's just saying that between the memory module that the printed circuit board is sitting on and the host system, that's where these -- this connection is occurring, between those two things.

THE COURT: What difference do you see it would make if we construe the preamble as limiting?

MR. McKEON: Well, I mean, in terms of how it impacts the case, Your Honor, I -- you know, it's not clear the scope of the impact that it would have. But, you know, for just ordinary rules of claim construction here, I think this is a situation where we wouldn't want that to be limiting based on the fact that this is really, you know, an intended use situation. And despite the fact that the memory module is referenced in the text of the body of the claim, you know, it's not limiting in the context here.

I guess what I'm going to have to figure THE COURT: out is whether I think that the preamble gives life or meaning to the claim in view of the argument that the memory module in

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

And

```
the limitation could be understood to be something other than
the claimed device. But anyway, I'll -- I will look at that
further.
          MR. McKEON: Okay. Thank you, Your Honor.
                     Thank you, Mr. McKeon.
          THE COURT:
          MS. ZHONG:
                     Your Honor, just one clarification.
reason we want to make sure that the memory module is limiting
is to make sure that each of the claimed elements, printed
circuit board, voltage conversion circuit, and a plurality of
the components, we want to make sure these are all part of the
memory module. Without that, there could be confusion. And
it doesn't seem that Samsung's counsel disagrees with it.
want that. We just want the clarity so there is no argument
down the road.
          THE COURT: All right. I understand that position.
Thank you.
     That takes us to the 'array die' term.
    And I can tell you, Mr. Sheasby, that the basis of this
construction is the prosecution history disclaimer argument,
in case that wasn't clear.
          MR. SHEASBY: Understood, Your Honor. And let me go
straight there.
     So this is the passage from the prosecution history, and
it does, indeed, say that Rajan merely discloses DRAM circuits
```

206A through D, which are different from the array dies.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

```
I understand that Your Honor has concluded that that is a
disclaimer. The issue that I have is that -- we understand
that -- does Your Honor intend to give anymore guidance as to
what the DRAM circuits are that is excluded, or will that be
for the experts to analyze?
          THE COURT: That would be for the experts. I do not
intend to try and define what DRAM circuits that are
disclaimed.
          MR. SHEASBY: I understand, Your Honor.
     With that clarification, there's no need for any
additional argument. Thank you, Your Honor.
          THE COURT: All right. Thank you.
          MR. COLVIN: Your Honor, Samsung will rest on the
papers for that term as well.
          THE COURT: All right. Thank you, Mr. Colvin.
          MR. SHEASBY: Your Honor, we will rest as to H on
the papers.
          THE COURT: All right.
          MR. COLVIN: Samsung will also rest on the papers,
Your Honor.
          THE COURT: Thank you, Mr. Colvin.
          MR. SHEASBY: And I believe that I, J, and K are all
the adoption of our positions, and so if Samsung wants to
argue those I'll allow them, obviously. So we don't have to
jump up so often. I won't allow you to do anything. You can
```

do whatever you want. My point is that I won't sit up here, and let you guys do what you want.

THE COURT: All right.

Doctor Albert.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

DOCTOR ALBERT: Good morning, Your Honor. Albert for Samsung.

The first term here, term I, 'before receiving the input C/A signals corresponding to the memory read operation', and Samsung's proposed construction is 'during one or more previous memory operations'. What we believe is this provides clarity to the term, it is based on admissions made by Netlist during the prosecution, as well as the clarity provided by the specification.

Let's take a look at the claim here. So the highlighted portion here is the actual claim language that we're discussing, 'before receiving the input C/A signals corresponding to the memory read operations at the module control device'. It's 'before receiving' that is the thrust That portion of the claim relates back of the attention here. to an earlier part of the claim, 'receiving at the module control device input C/A signals corresponding to the memory read operation'.

The second half of the construction, the thrust of the discussion here is determining the first pre-determined amount based at least on signals received at the first data buffer.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

So really the question is when is it linked between -- when is it that determining the pre-determined amount, when does it actually happen; what does 'before receiving the input signals corresponding to the memory read operation at the memory module' mean in the context of this claim, this patent, this prosecution history.

So if you look to the patent, figure 18 provides a good illustration of that. We start off with steps 1810 and 1820. There's a previous write operation. You can see that in 1820--'receiving a write strobe signal'. And then based on that previous memory operation, a pre-determined amount of delay is generated. It says right there in 1830, 'generating a delay signal according to the time interval'.

Now, later on when we receive a read signal in 1860 and 1870, that read signal, there's going to be a delay in the read strobe here at 1880 based on that pre-determined amount that was determined earlier during that previous memory operation.

Now, if you look to the specification, over and over and over again is the determining that pre-determined amount that's linked to that previous memory operation. Here we have some examples. Patent -- '506 Patent at 4, 9 to 19, single alignment circuits that determine during the write operation the time interval. Again, the time interval is used during subsequent read operation to time transmission of the read

data to the memory controller. Another example --

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

THE COURT: Mr. Albert, the passage that you just read starts with "Further, in one embodiment". Why should I take that as a limitation?

DOCTOR ALBERT: It's not just this embodiment, Your It's over and over again in the patent. if you look to the prosecution history as well, they actually explain, further explain what this means. So let me -- I could fly by these other slides, Your Honor. These are just additional examples of time and time again where the patent talks about determining that time, that delay time based on the prior write operation, prior memory operation. And Your Honor is very familiar with, you know, the law on consistent description in the specification helping to construe the patent and the claim terms.

I mentioned the prosecution history, Your Honor, and here's what I'm getting at. There were claims that were allowed--claim 2 is an example of that--where the allowed subject matter read before the memory read operation; very similar to the language that we have here--before the memory read operation. And there was notice of allowance. Claims were going to issue. After that notice of allowance, the patentee went back to the Patent Office and changed the claim language, changed 'before the memory read operation' to 'during one or more previous operations'. It did that for

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

claim 2, 3, 4, 5; did it over and over and over and over again.

And in the remarks corresponding to that amendment, the patentee said that this change, this changing from--I'll go back--'before the memory read operation' to 'during one or more previous operations', that's not a big change. It said specifically, "...have been amended to address minor issues of clarity and correct grammatical errors. No new matter has been added." The patentee there is saying that these two terms, they mean the same thing.

THE COURT: And, of course, we're not construing either of those terms.

DOCTOR ALBERT: And I will get to that, Your Honor. Very good question. I had that very same question when I was going through these materials myself.

And just to go back to the amendment, of course, the -this change wasn't changing the scope because the Patent Office doesn't allow that. The rules for patent examination say that you can make a post-allowance amendment, but you can't change the scope. So we know that the Patent Office determined that the scope for this change would have been equivalent.

Now, we're talking about one or more previous memory operations versus one or more previous operations. Now, Netlist in this case, that was one of the terms that we were

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

seeking to construe. There actually is an agreement for this patent, "'one or more previous operations' means 'one or more previous memory operations'."

So getting to Your Honor's question, the claim language that we're seeking to construe here, and I'll come back to it, 'before receiving the input C/A signals corresponding'--again, these are corresponding to the memory read operation. Again, going back to that prosecution history, the memory read operation -- 'before the memory read operation' was equivalent to 'during one or more previous memory operations'.

So we have equivalent language here in the claim 'before receiving the input C/A signals corresponding to the memory read operation' when Netlist has already agreed to the Patent Office that before--I'll just go back to it--"'before the memory read operation' means 'during one or more previous operations'," which in this case Netlist has agreed in -- you see this in the joint claim construction chart "'one or more previous operations' means 'one or more previous memory operations'."

And so with that, Your Honor, I will pass the podium unless Your Honor has any questions.

THE COURT: Doesn't that equivalence depend on the context of each claim? I mean, to the extent that there's an agreement, isn't it an agreement that in those claims the claim scope wasn't altered by the different language?

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

2.4

25

DOCTOR ALBERT: Well, we can go back to the claim language itself that was purported to be equivalence, to answer your question. "'Before the memory read operation' is replaced with 'during one or more previous operations'." Again, the language that is being swapped out as equivalent starts with that memory operation. THE COURT: What is there that is unclear about the language that you're seeking to construe? It seems very specific to me. DOCTOR ALBERT: Yes, Your Honor. So the ambiguity here is when this time interval is determined. And here the patent is very clear that that time interval is determined during a previous memory operation. see it time and time and time again. And then in the prosecution history the two terms are equated as equivalence. So we believe there should be no ambiguity; but to the extent Netlist wants to come in here and claim that's not what this means, that it means something else, then we would take issue with that. THE COURT: All right. Thank you. DOCTOR ALBERT: Thank you, Your Honor. MS. ZHONG: Slide No. 41, please. Counsel mentioned that based on the prosecution history we should be limited to construing the term to the -- the 'before' term to 'during one or more previous memory

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

operations'. One thing they forgot to mention in claim 15 is not one of the ones that's actually been amended. Claim 15 retained its original language -- "before receiving the input command address signals corresponding to the memory read operation at the memory module control device, determining the first pre-determined amount based at least on signals received by the first data buffer." The claim is not amended.

Whatever we said about the other claims simply does not apply here. There is no reason, as Your Honor has pointed out, there is no ambiguity as to when the step needs to The only limitation in the original claim is before the receiving step this happens. It can happen during one or more previous operations, and -- but it doesn't have to. whether in that particular case the one or more previous operations constitutes what Samsung believes to be a memory operation is also not at issue here.

What Samsung really is trying to do is trying to bring in their interpretation of the memory operation into this term. That's not -- really there is no basis in either the claim language itself or the prosecution history.

So Your Honor has got it right. It should be construed by its plain and ordinary meaning, which is as the claim says. With this we rest.

THE COURT: All right. Thank you, Ms. Zhong.

DOCTOR ALBERT: Just a very quick remark, Your

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

24

25

That claim 15 wasn't amended is of no moment. matters here, Your Honor, is that during prosecution they told the Patent Office that these terms, this language was equivalence. Netlist can't take that back and say now it's not equivalence; now -- we meant it for the other claims as equivalent, but we don't mean it for this claim.

Why isn't their statement limited to THE COURT: the claims that they were talking about and the claims they were amending?

DOCTOR ALBERT: It just doesn't work that way, Your When you say to the Patent Office this language, wherever it is used, this language is the same, no -- the claims were amended to address minor issues of clarity, so this language that they took before, they changed it to something else to address minor issues of clarity, it means the same thing. Now, we find that same language in the claims that are -- in the claim that we're talking about here.

So yes, they didn't amend this specific claim, but the arguments that they made regarding the language, the common language for this claim, the claim 14 as issued, claim 15 during the prosecution, would still apply; otherwise, their statement to the Patent Office wouldn't be true.

THE COURT: Their statement to the Patent Office was that the scope of those amended claims was -- had no new matter added. Right? I fail to see how you can just assume

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

2.4

25

that the same thing would have been true for any other place that language appears. DOCTOR ALBERT: Fair question, Your Honor, and I appreciate the insight there. The -- if you're asking the question for these claims why hasn't there been new matter added, for all these other claims that were amended why has there not been new matter added if you change the language, the only way that could be true is if those -- that new language didn't increase the scope, didn't change the scope of that claim so, therefore, that language was equivalence. THE COURT: Okav. DOCTOR ALBERT: And so for claim 15, we find that same language in there. Yes, they didn't make the argument regarding claim 15--very good insight, Your Honor, we appreciate that--but they did make the argument with regards to the language that is found in claim 15, as issued claim 14. THE COURT: Except that it's not the same language. DOCTOR ALBERT: It includes broader language, but it includes the same -- references the same memory read operation. THE COURT: You have a tough argument, but you've made it well. Thank you. DOCTOR ALBERT: Thank you, Your Honor. I appreciate the attention. THE COURT: Sure.

DOCTOR ALBERT: So we'll move on now to the drive terms.

THE COURT: All right.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

2.4

25

DOCTOR ALBERT: The core dispute with regards to these drive terms is whether the buffer as described in the '339 Patent requires switching between different data pass. Sometimes that's colloquially referred to as a fork in the road where the buffer is -- has outputs to different memory devices and it could switch between groups of memory devices, kind of like a fork in the road.

And so here we have in the proposed construction the idea is expressed by activating certain groups of memory devices while at the same time deactivating other devices. You select between one group and another group. And we're talking about a number of claims here, but they all have this drive concept, it's built into this very large claim -- you know, very large limitation. I apologize for that, Your Honor. We didn't write the claim; we just have to try to figure out what it means. But here we have this idea that you have this logic configurable to control the data path seen in claim 1. It actively drives the section of the data from a first side to a second side. So the question is, for this patent with this prosecution, what does that -- what do those drive terms mean? Does it include that fork in the road?

If you look to the '339 Patent, these data buffers are

```
really to accomplish two things, and the first is "to
 1
     electrically couple only the enabled memory devices to the
 2
     memory controller"--and so here I've got this highlighted in
 3
     yellow on the left--"by using the data transmission
 4
     circuits"--that's also called the buffer--"to electrically
 5
 6
     couple only the enabled memory devices to the memory
     controller." Now why is it doing that? It says it right
 7
     there at the top--"to reduce the memory device loads seen by
 8
     the system memory controller."
 9
          So their idea was that memory -- that loads were a
10
     problem, and to address that problem, they would isolate and
11
     couple -- isolate some groups of memory devices; couple other
12
     groups.
13
          So you move onto the second function is "to electrically
14
     isolate the other memory devices which are not performing the
15
16
     memory operation" -- and here I've got it highlighted in pink on
17
     the lower left--"and to isolate"--excuse me--"electrically
     isolate the other memory devices 412 from the memory
18
     controller." So this idea --
19
               THE COURT: All of that is described as 'desirably
2.0
     achieved in certain embodiments'. Right?
2.1
               DOCTOR ALBERT: Well, there are no other
2.2
     embodiments, Your Honor. And there is a dispute about that,
23
     and I will go through that.
2.4
               THE COURT:
                            Okay.
25
```

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

24

25

DOCTOR ALBERT: The reason, the basis, the motivation behind this coupling and isolation and switching between the two paths is to reduce the device loads. And as Your Honor is well aware that this problem to be solved is an important consideration in claim construction.

So here I have an illustration of figure 5, and I'll walk through that. That shows exactly how this is described in the patents--excuse me--in the '339 Patent. And the core concept from figure 5 is this path A and path B. Here I've got that highlighted in figure 5. The text is, "Whereby the control logic circuitry selects either path A or path B to direct the data." So you can send the data one way or you can send the data a different way. You're selecting between the paths. The selection that the patent is talking about is the selection between two different paths. And going back again, that selection is to address the problem of the device memory loads.

So going back to figure 5, it goes on, "When the control logic circuitry receives, for example, an enable A signal." So I've got this enable A signal that turns on this top A path. The top A path has a tristate buffer. It's labeled 504. That's enabled and actively drives the data value on its output, while the second tristate buffer 506--so I have marked out in red--is disabled with its in output a high impedance condition. So you have a selection between a path A and a

path B.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

24

25

So here we just have that illustration. In this state the data transmission circuit allow it is data here from -you know, from the 420 line to go up through the tristate buffer and onto Y1, which is that path A.

Here is just another figure showing the same idea. Here we have a -- the buffers are transmission circuits 416 kind of in the left middle just to the left of the highlighting, and they in path A are connected to two sets of memory devices. They're not connected to all memory devices; they're connected to two sets. So you've got this path A that connects to this we'll call ranks A and C.

Now, the patent also talks about the alternative if you want to go down path B. So if you enable B, then what you're going to have there is that the tristate buffer A that was previously activated and turned on, that is closed. Path B becomes open; path A becomes closed. And now here the data is directed to that path B terminal Y2. And that, again, is illustrated in a different figure in figure 3A. Instead of the A and C ranks being activated, the B and D ranks are activated.

So you've got this idea between a path A and a path B where some memory devices are accessed in path A and some are accessed in path B. Again, it's to implement this idea that they have this problem they are trying to solve of reducing

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

This was their solution to the problem that the the load. named inventors perceived.

There's a similar description on the receive side. you -- receiving data from the memory elements into that Y1 and Y2 terminals, then the patent has a way to deal with that, and that is this multiplexer 508--I've got that highlighted -- and what the patent does is it says, Well, I've got this two different inputs; I'm going to select -- selects one route to it's output. So again, we have two paths, the selection -- this concept of selection between two different paths.

And going through the patent, time and time again the patent is talking about the selection selectively allowing or inhibiting the data paths. Here we have some examples. '339 8, 41 through 53 references the module control signals by selecting or allowing the data transmission between the system memory controller, column 339--excuse me--column 10, 64 through 11:4 it's discussing these load reducing switching circuits. So again, we see that switching language to describe reducing the load by switching the paths between a path A or path B or group A and group B with this idea of this selectively switching between the paths is referenced over and over again in the patents.

Here we got it again at 11:35 to 44 discussing "data transmission circuit selectively switches between two or more

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

memory devices." 15:33 through 38, it switches a single data line between the memory controller and the memory device. Again, switching, switching. It is talking about that concept over and over again. '339, 17:30 to 44 talks about enabling the proper data pass between the system memory controller and the targeted or selected memory devices.

That right there is enough, Your Honor. The consistent and uniform description of the patent with the idea of the switching illustrates the concept of the -- what these claims are meant to cover; what these claims do cover by enabling the data paths, according to the claim language; by driving the signal from one side to the other, according to the claim language.

But the patentee also distinguished prior art during prosecution. One of the pieces of prior art was this prior art Ellsberry, and it says, "Ellsberry does not disclose" -- this is what Netlist said during prosecution -- "disabling data paths in its memory bank The claimed invention allows controlling of the switches. data paths between the memory devices and the bus interface." They go on to say, "On the contrary, Ellsberry teaches away from switching the data paths in its memory banks." Again, very -- you know, this same language is repeated over and over again in the specification -- switching the data paths.

So we have, again, going back to that claim language of

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

driving the different data paths and selecting and switching between those data paths again all comes back to reducing -this is this solution for -- that the patentee chose to implement their -- the solution to the perceived problem of load on the system.

Now, there is a dispute about whether the specification actually does disclose an alternative embodiment, whether there is a reference to an embodiment where there isn't a switching between data paths. And Netlist makes a -- puts this in the brief. This is -- I have the language that Netlist put in their brief, and the bolded and italicized section is the same language that Netlist bolded and italicized in their brief, I believe. What they didn't do, however, is point Your Honor to the highlighted portions which I'd like to discuss.

So this language, "One or more of the data transmission circuits 416 in accordance with an embodiment of the disclosure is operatively coupled to one or more of the data lines 452 connected to one or more memory devices in each of the ranks." Now, Netlist makes a big deal about the recitation of the one saying, Well, that's the idea, there is no fork; that there can be no fork if there's only one, but that's not what -- where this sentence ends, because this sentence ends with "in each of the ranks A, B, C, D." And if I have a data line to a device, memory device, but for each

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

rank that's going to be multiple data lines, that's going to be multiple paths.

And it repeats it again down below, but then it specifically references figure 3 as an illustration of this concept. And Your Honor, we already saw figure 3. I showed it to you just a few minutes ago, but here is figure 3 again where I've repeated the highlighting from my earlier slides where we don't see in figure 3 a single line, a single straight line embodiment, as Netlist has coined the phrase, but a -- again, a fork-in-the-road embodiment where it goes to one group for one path and another group for another path. So this language that Netlist places so much stock into is really just an illustration again of figure 3A which shows the fork in the road.

So what does Netlist then do? Netlist then takes this concept, this single word out of context and says, Well, if it does mean one, then we can just change all of the figures to have a straight line embodiment. And this was kind of strange to us because I've never seen this in a brief, but they've taken figures and erased portions of the figures to say, Voila, there is your straight line embodiment; there is your no fork in the road? But what they've done is they've erased and deleted parts of the figure that describe the fork in the So they did it here for figure 4, they did it for figure 3, they blacked out this -- the other prong of the fork

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

to claim that there is now a -- not a fork in the road here. But the figures themselves describe this fork-in-the-road concept; the patent specifically describes this fork-in-the-road concept. And it's very uniform in that description about that switching between the data paths.

This was in their reply brief, a reference to 16:38 through 45. "In yet another embodiment, the multiplexer and the read buffer operations may be split over two tristate buffers, one to enable the value of Y1 and another to enable the value from Y2." And sometimes they claim the tristate buffers can operate independently and, therefore, that somehow shows the straight line embodiments.

And so what I have here on the right--I'll be very clear--this was our attempt to try to put into a picture what was described, but we didn't see a picture in the brief so this is our attempt to replace the multiplexer with these two red tristate buffers. So what I have here in red is not in the patent; it's an attempt to illustrate the replacement of the multiplexer that's described in the specification as another possibility.

And Netlist says, Well, if those two tristate buffers operate independently, then that would be a straight line embodiment because you'd have independent operation. And there's two things that are wrong with that that we saw in their reply brief is that, one, we -- the patent doesn't

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

describe 'independent operation' of these replacement tristate buffers; it just mentions that you can do it in -- you know, in some way. It doesn't describe 'independent operation'. Go through the patent; it's going to be nothing that describes that.

And you wouldn't do it that way because that wouldn't work. If you had these two tristate buffers and you were operating them independently, both of them are receiving memory read operations--or sorry--data from the memory devices through this Y1 and Y2, if they are single lines, you know, single straight line embodiments, what's going to happen is that that independent operation--again, not in the patent--would cause that data to merge onto the same line and crash together. That's not a product or an idea that you'd want to implement.

So the patent doesn't describe this independent operation. Netlist says that you could do it independently, but that's not described in the patent. So again, this is another thing that Netlist pointed to as somehow describing an alternative embodiment that it could be a straight line configuration or not a fork in the road, but the point here is it doesn't disclose that, and the way Netlist argues they would work would cause the system problems.

Netlist put a lot of stock into two prior ITC cases, the 1023 investigation, 1089 investigation, arguing that, Well,

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

for the 1023 investigation that that involved different claim language and that claim language isn't involved here; so even though the 1023 found that those claims required a fork-in-the-road implementation, that same exact claim language is not found in this case. The claim language that was issued there was this 'selectively isolate selectively allow' language. But again, that's the same language, 'selectively', that was repeated over and over in the specification but also in the prosecution in -- for this patent.

And then for the 1089 investigation, the -- that was a bit of a strange posture, Your Honor, because the ALJ decides an issue and then the commission gets to review it. And here the ALJ reviewed the fork issue, found for those claims didn't require a fork, but the commission reversed the infringement finding, and it did that on this term 'receive' which required that all of the--excuse me--that -- and built into this 'receive' concept was this idea that not all of the memory elements could receive the memory operations. In other words, some would receive it, some would not, and because the products in that case, all of them received the memory operations, there is no infringement.

So again, we have the split between some devices having some access, access -- memory operations grouped between a different set of devices. And so, again, the commission

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

didn't use the word 'fork in the road' to specifically implement its decision, but built into that concept, built into that decision and that concept was this fork-in-the-road idea.

But again, we're not relying -- we're not saying that these two cases are controlling. We're asking the Court to look at the facts of this case, the claim language of this case where the claim language discusses the driving of the data, activating the pass, and the prosecution history of this case which describes the selection that was used to circumvent the prior art.

THE COURT: Mr. Albert, can you go back to your slide with figure 5 from the patent; not the modified version, but the actual version?

The fork in the road that you're describing is the place where path A and path B split off at the top of figure 5 there. Is that right?

DOCTOR ALBERT: That's exactly right, Your Honor. So we'd have the two paths, path A and path B going -- and they would go through different terminals, Y1 and Y2.

THE COURT: Do you contend that you cannot drive a signal along path A without disabling path B? In other words, are you taking the position that it's not electrically possible to do that?

> DOCTOR ALBERT: Well, that's -- the patent doesn't

describe a dual operation of both path A and path B. 1 THE COURT: I know. My question is a different 2 question. Do you contend that you cannot drive a signal along 3 path A without disabling path B? 4 DOCTOR ALBERT: Not with this circuit as disclosed 5 6 in the '339. Now --THE COURT: I don't know what that means. 7 DOCTOR ALBERT: Engineers are very bright, and you 8 can certainly create a different circuit with a different 9 disclosure that could drive different pins at the same time, 10 but that's not the disclosure or the circuit we are discussing 11 The disclosure for this circuit would be in either path 12 A or path B. 13 THE COURT: All right. And my question is do you 14 contend that you cannot drive a signal along path A of this 15 circuit without disabling path B. 16 17 DOCTOR ALBERT: Yes, that is the way that the patent describes the path A path B operation. 18 THE COURT: All right. So you're answering about 19 your interpretation of the disclosure in the specification and 2.0 21 I'm asking about the figure as it appears there, but anyway --2.2 To put a finer point on that, Your DOCTOR ALBERT: 23 Honor--I don't mean to duck your question--the -- if you look 24 to see, there is a control going into the tristate buffers 25

```
that we have -- you know, 430 goes into 502, and then that
 1
     controls the different tristate buffers. The way that this
 2
     circuit operates, the way that this circuit -- this particular
 3
     circuit with this control scheme operates is that you would
 4
     not be able to drive it onto path A and path B because of that
 5
 6
     control circuit. Now, if we took out parts of the figure
     where there wasn't that control and put something else in,
 7
     then, you know, maybe it might be possible, but I'm -- we're
 8
     not seeing it with this control circuit.
 9
               THE COURT: All right. Mr. Albert, let me go ahead
10
     and take the morning recess now. We'll come back and hear if
11
     you have additional remarks and then the response.
12
               DOCTOR ALBERT: Thank you, Your Honor.
13
               THE COURT:
                           Thank you.
14
                             (Brief recess.)
15
                           Thank you. Please be seated.
16
               THE COURT:
17
          Mr. Albert, do you have anything further on this term?
               DOCTOR ALBERT: Nothing further on this term, Your
18
     Honor.
19
               THE COURT: All right. Thank you, sir.
2.0
21
               MS. ZHONG:
                           So the counsel has argued at length
     focusing on the full rank embodiment of the '339 Patent.
2.2
     the counsel fails to mention is that the specification is very
23
     clear. Even though the description is with respect to four
24
     ranks, embodiments with less than four ranks, including two
25
```

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

24

25

ranks per memory record 402, 402 prime may be employed. why is that important? It is important because if you only have two ranks, a single path is sufficient.

For example, if we look at figures 3A, there are two 452 lines--one 452 connecting the purple colored 416, which is a data buffer, to ranks A and C. There is a second one that we have grayed out that's connecting data buffer 416 to the two other ranks B and D. But if you only have two ranks, A and C, a single pass is needed, so there is no need for the fork in the road. That's a straight line configuration there. And if we don't have a second line, disabling the second line just doesn't make any sense. And the claim does not require that there be four ranks with two different paths.

And why do we know that the two ranks is actually contemplated by the invention? Let's go back to what the counsel said. The purpose of this invention is load reduction. If Your Honor take a look at figure 2A, figure 2A as described in columns 5, lines 44 to 64, that's a prior art configuration with two ranks. And in particular, in column 5, lines 45 to 48, the inventors described that with respect to the two-rank operation there is a load problem. Sorry. I got the lines wrong. The lines that's relevant to the load reduction starts actually column 5, lines 59.

So with respect to two-rank, they say, "Therefore, during a write operation, the system memory controller 220 sees all

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

24

25

the memory devices 212 as its load, the other data lines 250." That is, it sees two ranks of memory modules.

And what does our invention do? Regardless of the number of ranks, the invention allows you to -- the memory controller to see a single rank. Where is that disclosed? That's disclosed, for example, in column 14, starting at line 59. Ιt says, "To reduce a memory device load seen by the system memory controller 420, e.g., during a write operation, the data transmission circuit 416 of certain embodiment is configured to be recognized by the system memory controller 420 as a single memory load."

So even for two-rank, it used to be in a prior art, the memory module sees two ranks of memories and now it sees as a single load, a single rank. So there is load reduction there for two-rank. And for the two-rank, as I show on screen here, a single line is sufficient. You don't need to have a second -- what they call the fork in the road. Without the fork in the road, disabling the second path, as they suggest, is just not justified.

Now, I understood that counsel said during prosecution we were talking about selecting or switching the pass on and off. I think it's a misunderstanding of what we were actually saying.

So let's look at column -- slide No. 10.

The argument is actually saying the data passing

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

Ellsberry switches 206/208 are opened by default. claim is really requiring is that that particular path is turned on during a specific time period, and when the data passes on the operation -- the write data or read data is passed on the data pass are then turned off. So when the counsel is talking about switching on, selecting on and off, they're not talking about switching between different paths; they're talking about a single path A is switched on during specific time period. So they're talking about temporal turning on and off, not physical, spatial turning on from -switching from one pass to another. So that was a complete misrepresentation of what we argued during prosecution.

With respect to Your Honor's question regarding figure No. 5 --

Maybe slide No. 18, please.

Figure No. 5, Your Honor asked whether in this particular embodiment it has to be the case that the second pass is turned off. Our understanding is that it doesn't have to be. It can be turned on as in prior art. You can use, for example, a technique called data masking for the write path and the data can be sent and only be selected -- only received -- the useful data is only received by the memory device that's intended to receive the data where the write -- so the data pass can be open, like both can be on at the same time.

THE COURT: Would that serve the goals of the

invention in this patent? 1 MS. ZHONG: So if you do that, I think you do see 2 some load reduction, not as much, so instead of, like, 3 reducing the load from four loads to one load, you may be 4 reducing it from four loads to two loads. 5 6 THE COURT: All right. MS. ZHONG: Okay. Does Your Honor have additional 7 questions? If not, we will rest. 8 THE COURT: I think I understand your position on 9 it. Thank you. 10 11 Mr. Albert, if you want to respond, you may. DOCTOR ALBERT: Thank you, Your Honor. 12 Just a couple of points here. 13 With regards to the point about the possibility of a 14 two-rank system and the argument that, Well, the patent in 15 16 this invention could have been implemented not using this fork 17 in the road with two ranks, I kept hearing 'could have', 'didn't have to be', 'could have been implemented'. That's 18 not what the specification says. When the specification 19 implements this invention, it is always with that fork in the 2.0 road. And in order to be able to concoct a straight line 2.1 embodiment without a fork in the road, Netlist has had to 2.2 alter the figures in the patent, which is telling. 23 So this idea that you could have done something 24 differently, that -- Your Honor, that is the case with every 25

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

single patent that falls in front of you -- that you could have done things differently. The question before this Court is what was disclosed in this specification and this prosecution And this prosecution history, again, Netlist in its history. briefing, you know, put big emphasis on that 'switching' language in the ITC case, and that same language is found in the prosecution history--switching of the data lines.

So with that, unless Your Honor has any further questions.

THE COURT: You know, Mr. Albert, one of the problems that this proposed construction faces is the fact that you're construing one word with what is probably 200 words. I am -- I don't know that I've ever seen a more elaborate proposed construction for a single term.

DOCTOR ALBERT: And I'm glad Your Honor asked that question because, unfortunately, this is a byproduct of repeated litigation by Netlist. Netlist asserted these patents in this family against similar technology, was found not to infringe, got continuations repeated, and there's been this serial continuing prosecution for these patents to make longer and longer claims, more complicated claims for this simple idea that there is a fork in the road.

So what we have here is not just the word 'drive' that's being construed, Your Honor, because it's not just 'drive' in the abstract; it's 'drive' -- let me just take claim 1, for

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

This whole phrase, this complicated phrase that example. Netlist has put in their patent all goes to this concept of the fork in the road of this switching. It starts with the buffer, including the logic configurable to control the data path. Again, we saw in the specification that that path A control and that path B control, splitting the two paths, the path that the data would ultimately follow and switching between the one group of memory versus the other group of memory, that's built into this phrase as well as other portions of this claim.

It goes on to say that the data path is enabled. Enabled. So we're enabling and disabling data paths. we're -- we have that logic to control the data path, just like that path A and path B embodiment that we saw in the spec that was repeated over and over again, the only way that the control is described.

And then it talks about driving the data from one side of the buffer to the other side of the buffer. And again, the only way the patent describes that driving, that -- from one side to the other is with this fork in the road. You drive it from, you know, one group or the other group.

And then it talks about the -- again, the tristate I showed those to you in figure 5 where you enable buffers. path A, you are enabling the path A tristate buffer and correspondingly disabling because of that control circuitry

1 the path B. So it's not just a single word that's been construed, 2 Your Honor; it's the entire collection of this language. Very 3 complicated, we understand, but it's really results of this 4 continuing serial application that Netlist has undergone. 5 6 THE COURT: All right. Thank you, Mr. Albert. DOCTOR ALBERT: With that, we will rest on the 7 papers for 'module controller', the next term, Your Honor. 8 THE COURT: All right. 9 MR. SHEASBY: Your Honor, Mr. Tezyan was going to 10 arque that term, and I would like to represent to the Court 11 that he was awesome when we went through it yesterday and it 12 would have been his first argument. So if we could get 13 judicial notice of that, I would appreciate it. 14 THE COURT: All right. We'll direct that his 15 remarks be placed in the record. 16 17 MR. SHEASBY: Can I have the elmo, Madam Courtroom Deputy? 18 So this is the last term that we are arguing, and the 19 attention is -- and I appreciate the Court's indulgence by not 2.0 just saying 'plain and ordinary meaning', but actually wading 2.1 into the dispute. And I think everyone agrees, if you go back 2.2 and look at the specification, the portion of the 23 specification that guides this is column 50, lines 60, et seq, 24

to column 16, lines 5. And the only point I will make, Your

25

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

Honor, is in that section I have highlighted the relevant time The latency is not just the moment that it starts; it's also the moment that it stops as well.

In the construction as given in a time period where the start of -- wherein the start of the time period depends on at least the latency parameter, it would create significant difficulty in applying the claim during the infringement phase of the case if the back end of the latency period was not defined.

And so consistent with column 15, we would ask that the language -- in fact, we'd be comfortable with the language directly from there where it says "from the moment the memory controller starts to it stops". If we could just use that exact language, we would appreciate it, because it is going to create confusion at the time period in the subsequent case. And I think that a period of time has a beginning and an end. I don't think that's in dispute. And the latency controls both the beginning and the end of that time period, and we'd like to make that clear based on the specification that I just read, Your Honor.

THE COURT: All right.

DOCTOR ALBERT: Admittedly, Your Honor, I don't know what to make of that. I don't know what's being proposed by Netlist at this point, and I don't know what the dispute is given the statements.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

It's my understanding of their statement THE COURT: that they are still seeking duration, but that they feel they can get there if the construction includes both the start and the end.

DOCTOR ALBERT: And here, Your Honor, perhaps a little bit of clarity as to our understanding would be helpful here.

So if you look at the claim language, 'time period in accordance with a latency parameter', Your Honor's construction follows that 'a time period wherein the start of the time period depends on at least a latency parameter'. That was different than Netlist had sought, which is the start and duration depending on a latency parameter. So my understanding of the tentative was that the 'and the duration' was excluded from the construction.

> That was a correct understanding. THE COURT:

DOCTOR ALBERT: And so as Your Honor distinctly tuned into here, the specification discusses latency parameter, discusses latency, and talks about latency is a delay time--right? -- something that elapses between one event and another. And Netlist's original construction -- I don't quite know if that's what their getting at right now, but their original construction was not just a delay time--which, you know, you could also call that a duration, a duration of a delay--they wanted a construction of a latency parameter to

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

include the duration of delay--you know, that delay time--but also a second duration, and that's where we have issue with.

So we -- Your Honor correctly and keenly tuned into the real issue here that latency is that delay time, as is described in the specification, and the -- it requires no further construction than that. The patent itself says that this is a known thing in the field. Patent -- I couldn't tell whether counsel was saying that the specific description in the patent was an expressed definition that changed the meaning in the field, that differed from the meaning in the field, but the patent acknowledges that this is a known parameter and then goes on to describe it as a delay, and just like Your Honor's construction of a time period where the start of the period depends at least on a latency parameter.

THE COURT: I think what we're really construing is what 'time period in accordance with' means here, because I agree with you that there seems to be agreement about what the latency parameter itself is.

DOCTOR ALBERT: And the original dispute that -- as I understood it from the briefing, Your Honor, was Netlist seemed to be trying to redefine the term 'in accordance with', which didn't argue in the brief that 'in accordance with' had a very specific meaning, but that was the implication of their argument.

You know, based on the Court's construction, you know, we

don't have any further points here.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

2.2

23

24

25

I would just go on to say, Your Honor, that, you know, there is an IPR outstanding on this issue, as Your Honor may know. After the briefing finished, the institution decision came out instituting on all claims. And the Patent Office sided with Samsung's construction here, which would be consistent with Your Honor's construction that it -- the time period of that starts based on the latency parameter.

So with that and, you know, barring further clarification from Netlist counsel as to whether they mean something other than what Your Honor has written down, we have no further points here.

THE COURT: All right. Thank you, Mr. Albert.

MR. SHEASBY: Your Honor, I wrote down what counsel said is he, quote, elapses between one time and another as the period, and we agree with that. What we're trying to make clear, and we understand that our proposed construction had issues with sort of second latency period or things like that, that was not our intention. Our point is that the latency period is between two moments. It's not just -- it doesn't just control when the period -- the latency parameter doesn't just control when the period starts; it also controls where the period ends, of necessity. And I think if 15, line 61 through 65, which is the same passage that they quote in their brief--they just allied part of that--makes it clear that the

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

period from when it starts to when it ends, and that's the only request we would make consistent with the specification, Your Honor.

THE COURT: Well, if the latency parameter is clear, why doesn't 'using it to set the start time' resolve the whole thing?

MR. SHEASBY: Because it -- using it -- they will take the position that 'using a latency parameter to set the start time doesn't mean that the latency parameter controls the end time. So they -- their position technically will be that they're not necessarily linked, they're not inherently linked; you can start one -- you can have it start it but not have it when it ends.

And so our position is in the specification to latency period, in column 15, lines 61 through 65 makes clear that the latency period is not just the beginning, it's the end. And I'll read that into the record. "The column addressed strobe latency"--that's what we're referring to here; I think both parties agree on that -- "is the delay time which elapses between the moment the memory controller informs the memory module to access a particular column in a selected rank or row and the moment the data from the particular column is on the output pins of the selected rank or row."

And so the latency parameter controls the entire period--not just when it starts, but when it ends.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

2.4

25

issue, because the crux of the issue is that the -- as Your

2.0

2.1

2.2

Honor pointed out with Netlist's -- the dispute really seems to be now is the language period 'in accordance with', and what does that mean; how narrow is that term. And Your Honor correctly pointed out that 'in accordance' means it could be dependent on the start time.

Now, does 'in accordance' mean, as Netlist seems to now imply, that every variable has to be defined for that period for 'in accordance'? No. That's not what 'in accordance' means. And if you actually look at the patent, 'in accordance with' is used throughout the patent to describe various things, including some of the figures, which don't have all of the description from the specification. 'In accordance with' is -- in the patent is used as a general term. It could be used as 'depend on', just like Your Honor has found.

So with that, with the evidence in the record, we believe Your Honor has gotten this one correct.

THE COURT: The claim language in claim 1 that talks about the latency parameter refers to the path -- data path being enabled for a first time period in accordance with the latency parameter. So is your understanding of the plain meaning of that that the latency parameter determines when it starts, but the claim does not dictate when that enablement of the path ends?

DOCTOR ALBERT: Yes, Your Honor, that would be sufficient. And that's -- again, that's exactly what the

Patent Office just found in its institution decision regarding these claims.

THE COURT: All right.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

DOCTOR ALBERT: And I can put that language up, Your "On this record we are sufficiently persuaded by Petitioner's argument that enabling the data path for a time period that starts based on the latency parameter. The patent owner does not sufficiently address whether claim language require latency to relate to the duration of the time periods during which the data is driven rather than the start of the time period."

> THE COURT: Thank you.

MR. SHEASBY: And I'll just make the point that the duration thing is obviously -- the use of the word 'duration' is obviously inartful, but I think if you look at the claim language, the latency parameter is controlling the first time period and that first time period is the beginning -- includes the beginning and end of the period.

So I think from the claim language itself, it's required that the latency parameter control both the first and -- the beginning and the end. And I'll read that into the record. "A latency parameter to actively drive the respective byte-wise section of the end bit wide write data associated with the memory operation from the first side to the second side during the first time period." From the first side to

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

2.1

2.2

23

24

25

the second side, from the beginning, the moment of the beginning to the moment at the end, Your Honor.

THE COURT: And is it your understanding of latency, as used here, that it's talking about something that's inherent in the system; some number of clock cycles that is programmed in?

MR. SHEASBY: Yes. So it's not inherent in the You have to program it in. Or it's based on -- I think the tristate buffer is what actually does it, which actually delays it so that you get -- you're delaying both the start and the end so that you're not having a collision with -- in figure 6 it's depicting it in one cycle, but there's no magic to it being in just one cycle. The write process could take two cycles, for example, and when it took two cycles you'd want to make sure that the alternative tristate buffer didn't start until the end; not just that it didn't start after the beginning.

THE COURT: All right.

That's why it says from the moment --MR. SHEASBY: this is not -- that's right. This is not active. language they put up 15:61 through 66 says it--"from the moment the memory controller informs the memory module to begin the process until the moment the process is completed." That's the whole point -- the latency controls that entire period.

THE COURT: All right. Thank you. 1 DOCTOR ALBERT: Just one final point here. 2 It seems like Netlist is now arguing for an express 3 definition of 'latency parameter' from the specification, but 4 5 I'll point out that the language that they're pointing to is 6 not latency parameter generally; it's a specific type of latency, column address strobe latency, which is a different 7 That is a -- that's different language, different term. 8 'Latency' can be backed out from here. It is a delay time. 9 THE COURT: So do you contend that when the claim 10 refers to 'latency parameter', it's not referring to the 11 'column address strobe latency' that's described in the 12 specification? 13 DOCTOR ALBERT: This is one example of 'latency', 14 and the examples of -- the example that has been chosen here 15 for 'latency' is a particular type of latency--'column address 16 17 strobe'. Now, Netlist has offered other evidence about what 18 'latency' means that is different that's not dependent on this 19 'column address strobe latency', but to read this specific 2.0 2.1 example of 'latency', a term that is known, into this construction, we don't believe that's proper. But the general 2.2 idea of 'latency' is known. We believe that plain meaning 23 controls. We also see that Your Honor's construction is 2.4 consistent with that. 25

| < Dates > | 19:23, 19:25, 20:1, 20:2, 20:5, | 35 19:7, 19:8. |
|---|--|--|
| 11/07/2022 76:9. | 23:2, 64:25. | 38 49:1. |
| | 16:38 52:6. | 39 18:21 . |
| NOVEMBER 4, 2022 1:13. | | |
| "one 50:16. '339 44:6, 44:25, 46:8, 49:4, 56:6, | 16:6 75:3. | 3A 47:19, 51:13, 58:4. |
| | 1717 2:36 . | • |
| 57:22. | 17:30 49:4. | |
| '506 36:22. | 18 10:18, 23:25, 36:7, 60:15. | <4>. |
| '918 10:18, 23:14, 23:25. | 1800 2:5. | 4 36:22, 38:1, 51:24. |
| 'before 40:3. | 1810 36:8. | 400 2:28 . |
| 'one 39:2, 39:17, 39:18. | 1820 36:8. | 402 58:1. |
| something 66:20. | 1820'receiving 36:10. | 41 18:22, 40:22, 48:15. |
| have 38:7. | 1830 36:12. | 412 45:18. |
| • | 1860 36:14. | 416 47:7, 50:17, 58:5, 58:7, |
| • | 1870 36:15. | 59:9. |
| <1>. | 1880 36:16. | 420 47:4, 59:8, 59:11 . |
| 1 12:8, 27:19, 44:20, 62:25, | 19 36:22. | 430 57:1. |
| 71:17. | • | 44 48:24, 49:4, 58:18. |
| 1.8 6:19, 10:22, 11:2, 11:14, 24:2, | • _ | 45 52:7, 58:20 . |
| 24:12, 27:4. | < 2 > . | 452 50:19, 58:4, 58:5. |
| 10 48:17, 59:24. | 2 1:5, 3:3, 37:18, 38:1. | 46 5:21. |
| 100 1:44, 2:48. | 2.5 6:5, 12:8. | 48 58:20 . |
| 1000 2:21 . | 200 62:12. | • |
| 1023 53:25, 54:1, 54:3. | 20024 2:22. | · _ |
| 104 2:14 . | 202 2:23. | < 5 > . |
| 1080 14:24, 15:7, 19:9. | 203-7096 2:8. | 5 38:1, 46:6, 46:9, 46:10, 46:18, |
| 1089 53:25, 54:11. | 206/208 60:1. | 55:13, 55:16, 58:18, 58:19, |
| 110 24:8. | 206A 33:25. | 58:23, 60:14, 60:16, 63:23, |
| 1102 10:23 . | 21-CV-463-JRG 1:5. | 64:25. |
| 1110 9:19. | 212 59:1. | 50 64:24 . |
| 1112 9:19. | 214 2:38 . | 5000 2:36 . |
| 1122 11:14. | 220 58:25 . | 502 57:1. |
| 1122is 24:12. | 221-463 3:3. | 504 46:22 . |
| 11:35 48:24 . | 23 23:13. | 506so 46:23. |
| 11:4 48:18. | 250 59:1. | 508i've 48:6. |
| 12 14:21, 14:22, 14:24, 14:25, | 26 19:7, 19:8, 19:19. | 53 48:15. |
| 15:3, 15:5, 15:7, 15:8, 15:11, | 29 5:20, 6:5, 6:25, 10:18, 23:14, | 56 24:23 . |
| 15:15, 18:25, 19:1, 19:20, | 23:25, 27:2, 75:3. | 57 24:20 . |
| 20:5. | 2A 58:17. | 59 58:23, 59:6. |
| 12860 2:28. | • | • |
| 13 18:25 . | • | • |
| 14 18:25, 42:20, 43:16, 59:6. | <3>. | <6>. |
| 15 24:25, 41:1, 41:2, 42:1, 42:20, | 3 38:1, 51:4, 51:5, 51:6, 51:8, | 6 70:13, 70:15, 70:17, 73:12. |
| 43:12, 43:16, 65:10, 68:23, | 51:25. | 60 24:2, 24:13, 64:24. |
| 69:15. | 30 19:21, 24:25. | 601 70:18. |
| 15very 43:14. | 300 2:14. | 602 70:18. |
| 15:33 49:1. | 303 2:42. | 603 70:18. |
| 15:61 73:21, 75:3. | 310 2:8. | 61 68:23, 69:15. |
| 16 5:13, 5:20, 11:7, 15:1, 15:12, | 33 6:25, 27:2. | 64 10:18, 24:1, 27:2, 48:17, |
| 15:16, 15:17, 16:15, 17:10, | 339 48:14. | 58:18. |
| 18:14, 18:15, 18:21, 18:22, | 339excuse 48:17. | 65 68:24, 69:15. |

66 11:24, 73:21. accused 23:3. allowed--claim 37:18. **678-5070** 2:30. achieved 45:21. allowing 48:13, 48:16. allows 49:19, 59:4. acknowledge 25:1. acknowledges 67:11. already 20:12, 39:13, 51:5. <7>. across 7:6, 12:7. alter 4:5, 61:23. **7** 5:11. activated 47:16, 47:20, 47:21. altered 39:25. **72** 18:5. activating 44:12, 55:9. alternative 11:15, 11:16, 47:13, active 73:20. **747-5070** 2:38. 50:7, 53:20, 73:15. actively 44:21, 46:22, 72:22. **75201** 2:37. alternatively 9:19. **75670** 1:45, 2:15, 2:43, 2:49. actual 13:25, 35:15, 55:14. ambiguity 40:11, 40:16, 41:10. **783-5070** 2:23. actually 6:13, 7:6, 9:22, 13:16, amend 4:4, 42:18. 15:6, 15:11, 18:20, 23:15, amended 38:7, 41:2, 41:7, 42:1, 36:3, 37:7, 39:1, 41:2, 50:7, 42:13, 42:24, 43:6. < 8 >. 58:14, 58:23, 59:22, 59:25, amending 42:9. amendment 38:3, 38:16, 38:19. 8 48:15. 64:21, 71:9, 73:9, 73:10. 80 27:15. added 42:25, 43:6, 43:7. amount 7:1, 23:15, 24:17, 35:24, added. 38:9. 36:2, 36:11, 36:16, 36:20, **81** 28:9. **82** 75:3. additional 19:12, 34:11, 37:10, 41:6. 57:12, 61:7. amplitudes 9:5, 22:19, 25:2. **858** 2:30. address 28:13, 30:21, 31:9, 38:7, amps 24:2, 24:13, 24:14. 41:4, 42:13, 42:15, 45:11, analogy 24:6. <9>. 46:16, 72:8, 74:7, 74:12, analyze 34:5. **9** 6:11, 18:21, 36:22. 74:16, 74:20. **Andrews** 12:25. 900 2:6. addressed 69:17. **ANGELES** 2:4, 2:7. adjourned 75:21. 90067-4276 2:7. **Annita** 2:10, 3:8. **903** 1:46, 2:16, 2:44, 2:50. adjust 23:17. answer 40:3. admissions 35:11. answering 56:19. 92130 2:29. 923-7464 2:50. Admittedly 65:22. antecedent 27:17, 27:20, 27:23, 923-8546 1:46. adopted 5:2. 28:3, 30:25, 31:2, 32:3. 923-9000 2:16. adoption 34:23. anticipated 19:5. agnostic 16:13. anyway 33:2, 56:22. 934-8450 2:44. 9:00 1:14. apologize 44:17. ago 51:6. agree 21:16, 32:1, 67:17, 68:16, apparatus 29:1. DATE____ 76:10. 69:19, 70:24. appear 5:6, 19:22. agreed 39:13, 39:16. appearances 3:5. agreeing 22:18. appearing 27:23. < A > . agreement 39:1, 39:24, 67:17. appears 5:11, 13:19, 43:2, **A.** 47:5. agrees 64:22. 56:21. ahead 10:13, 27:13, 57:10. applicable 15:18. **A.M.** 1:14. **able** 24:16, 26:2, 57:5, 61:21. al 1:12. application 64:5. Alexsam 21:18, 21:24, 23:1. applies 22:7, 30:4. **ABOVE-ENTITLED** 76:3. absolutely 8:19, 10:17. Alexsam/cigna 21:7. apply 41:9, 42:21. abstract 62:25. alignment 36:23. applying 65:7. appreciate 5:3, 43:4, 43:15, **ALJ** 54:12, 54:14. access 54:24, 69:21. accessed 47:23, 47:24. allegedly 22:2. 43:23. 64:14. 64:20. 65:14. appropriate 3:25, 5:18, 7:1, accomplish 45:1. allied 68:25. accordance 50:17, 66:9, 67:16, allow 34:24, 34:25, 38:18, 47:3, 9:23. 67:21, 67:22, 71:2, 71:4, 71:6, 54:7. argue 5:3, 27:7, 27:8, 27:12, allowance 37:21, 37:22. 34:24, 64:11, 67:22. 71:8, 71:9, 71:12, 71:19. according 36:13, 49:11, 49:12. allowed 37:18. argued 57:21, 60:12.

36:10, 36:16, 37:11, 40:23, **buffer.** 41:7. argues 53:22. arguing 53:25, 64:19, 74:3. 41:6, 65:19, 67:25, 68:8, 72:7, **buffers** 44:25, 47:7, 52:9, 52:11, argument 7:21, 8:13, 9:9, 10:6, 73:8. 52:17, 52:21, 53:2, 53:7, 10:15, 12:19, 14:20, 14:24, basic 10:15, 11:3, 25:4. 56:25, 57:2, 63:23. 23:7, 25:23, 26:1, 26:24, basis 4:8, 27:17, 27:20, 27:23, built 44:16, 54:17, 55:2, 63:9. 30:12, 32:1, 32:25, 33:13, 28:3, 33:18, 41:19, 46:1. bunch 28:16. 33:19, 34:11, 43:13, 43:15, becomes 47:17. burst 11:10. 43:21, 59:25, 61:15, 64:13, before--i'll 39:14. Burton 2:32, 3:15. 67:24, 72:6. begin 73:23. bus 49:20. arguments 4:3, 4:6, 4:8, 42:19, beginning 65:16, 65:18, 69:16, byproduct 62:16. 75:11, 75:18. 72:17, 72:18, 72:21, 73:1, byte-wise 72:23. around 15:13. 73:2. 73:17. array 33:17, 33:25. **behalf** 3:14. < C >. art 5:23, 8:2, 8:9, 8:23, 10:3, behind 46:2. 11:6, 20:4, 21:3, 49:14, 49:15, believe 30:15, 34:22, 35:10, C. 47:12, 58:6. 49:16, 55:11, 58:18, 59:12, 40:16, 50:13, 71:15, 74:22, **C/A** 35:8, 35:16, 35:21, 39:6, 74:23, 75:6. 60:19. 39:12. art--'dual 5:14. **believes** 41:15. **CA** 2:7, 2:29. Bell 8:18. call 47:12, 59:17, 66:24. articulate 11:20. called 45:5, 60:20. aspect 24:4. **below** 51:3. asserted 62:17. best 22:13, 22:21. **CAMINO** 2:28. capability 7:21, 12:10, 25:25. bia 38:6. 50:20. 62:5. associated 72:23. assume 42:25. bit 23:16, 54:12, 66:6, 72:23. capable 14:20. assumption 12:11. blacked 51:25. caption 18:21. astray 4:4. board 13:23, 13:25, 15:21, 17:4, CAS 75:5. Atlantic 8:18. 17:6, 17:14, 17:16, 28:10, cases 8:18, 53:24, 55:6. attempt 52:14, 52:16, 52:18. 28:19, 29:3, 29:20, 29:21, **CAUSE** 1:5, 53:13, 53:23. attention 35:19, 43:24, 64:20. 29:24, 30:19, 31:8, 32:6, 32:9, certain 22:19, 44:12, 45:21, **AVE.** 2:21. 33:9. 59:9. **AVENUE** 2:5, 2:42. body 27:18, 27:24, 30:8, 32:21. Certainly 19:16, 22:23, 25:14, aware 46:4. bolded 50:11, 50:12. 28:3, 56:9. away 15:25, 32:3, 49:21. **CERTIFY** 76:1, 76:4. bottom 10:24. **awesome** 64:12. **Brief** 5:9, 21:7, 25:13, 50:10, change 38:4, 38:6, 38:17, 38:20, 50:11, 50:13, 51:19, 52:6, 38:21, 43:7, 43:9, 51:17. 52:15, 52:25, 57:15, 67:22. changed 37:23, 37:24, 42:14, . 67:9. brief--they 68:25. **B.** 46:9, 47:1, 47:14, 47:24, briefing 4:2, 12:23, 62:5, 67:20, **changes** 13:11. 68:4, 75:4. changing 38:4, 38:17. 56:16, 64:1. **briefs** 13:3. back 9:2, 9:8, 17:10, 28:9, 31:3, character 13:11. 35:19, 37:23, 38:16, 39:5, bright 56:8. characteristic 9:6. 39:8, 39:14, 40:1, 42:4, 46:15, bring 7:13, 15:1, 41:17. chart 39:17. 46:18, 49:25, 50:2, 55:12, brings 17:20. Choi 3:17. 57:11, 58:15, 64:22, 65:8. chose 50:3. broader 43:18. back--'before 38:5. broadest 8:6. chosen 74:15. backed 74:9. brother 27:7. circuit--this 24:11. buffer 35:25, 44:5, 44:8, 46:21, bag 25:20. circuitry 46:11, 46:19, 63:25. bank 49:18. 46:23, 47:5, 47:15, 52:8, 58:6, circuits 10:20, 25:8, 26:3, 33:24, banks. 49:22. 58:7, 63:4, 63:18, 63:24, 73:9, 34:4, 34:7, 36:23, 47:7, 48:19, barring 68:9. 73:15. 50:17. based 4:6, 32:19, 35:11, 35:25, **buffer--"to** 45:5. circuits"--that 45:5.

circumvent 55:10. cite 15:8, 21:7. cited 19:20, 70:23. claimed 30:7, 30:15, 31:11, 31:12, 31:22, 33:2, 33:8, 49:19. Claims 5:11, 13:14, 16:21, 19:23, 22:22, 23:11, 27:18, 37:17, 37:21, 39:24, 41:8, 42:5, 42:8, 42:13, 42:16, 42:24, 43:5, 43:6, 44:15, 49:9, 49:10, 54:3, 54:14, 62:21, 68:5, 72:2. clarification 33:6, 34:10, 68:9. clarity 15:13, 33:13, 35:11, 35:12, 38:8, 42:13, 42:15, clear 10:24, 14:3, 14:6, 20:22, 22:16, 23:14, 29:2, 29:12, 29:16, 30:13, 30:15, 32:15, 33:20, 40:12, 57:24, 65:19, 68:17, 68:25, 69:4, 69:15. clear--this 52:14. clearly 19:23, 32:4. clock 73:5. closed 47:16, 47:17. co-counsel 23:17. CO. 1:11. coined 11:6, 51:9. colleague 3:8. collection 64:3. collision 73:11. colloquially 44:7. colored 58:5. column 5:20, 6:5, 6:25, 18:21, 19:7, 19:8, 19:19, 48:17, 58:19, 58:23, 59:6, 59:24, 64:24, 64:25, 65:10, 69:15, 69:17, 69:21, 69:22, 74:7, 74:12, 74:20. **columns** 58:18. Colvin 2:39, 3:15, 34:13, 34:15, 34:19, 34:21. combined 7:15. comes 6:2, 6:3, 13:15, 13:23, 50:2. comfortable 65:11. coming 5:25, 6:1, 6:5, 6:10, 7:5, 9:11, 9:18, 9:19, 9:20, 9:22, 11:21, 15:20, 16:22, 16:23, 16:25, 17:6, 17:10, 17:12,

17:15, 17:17. command 41:4. commission 54:13, 54:15, 54:25. common 5:16, 42:19. communicate 4:20. communication 30:3. complete 29:1, 60:11. completed. 73:23. completely 6:22. complicated 62:21, 63:1, 64:4. **COMPLY** 76:5. component 8:22, 12:12, 14:3, 29:6. components 6:16, 6:18, 6:20, 7:19, 9:14, 9:15, 10:16, 15:14, 25:17, 27:3, 31:17, 33:10. components. 7:1. comprising 31:14. concede 8:4. concept 44:15, 46:8, 48:10, 49:4, 49:9, 51:5, 51:16, 52:3, 52:4, 54:18, 55:2, 55:3, 63:2. concern 31:20. concerned 21:25. concluded 34:1. concoct 61:21. condition 46:25. conduit 29:8. **CONFERENCE** 76:6. configurable 44:20, 63:4. configuration 14:23, 20:4, 53:21, 58:10, 58:19. configured 7:10, 28:11, 30:20, 59:10. confusion 33:11, 65:15. connected 18:20, 47:9, 47:10, 50:19. connecting 58:5, 58:7. connection 15:6, 17:4, 17:7, 18:7, 18:9, 19:20, 19:22, 31:23, 32:10. connections 16:23, 16:24, 16:25, 17:17, 18:12, 28:12, 30:20. connector 18:19. connects 47:11. consider 75:19. consideration 46:5. considered 27:25.

consistent 14:5, 21:11, 27:18, 37:13, 49:7, 65:10, 68:7, 69:2, 74:25. consistently 8:11. constitutes 41:15. constructions 3:22, 3:23, 4:1, 4:5, 4:13. construe 29:11, 32:13, 37:14, 39:1, 39:5, 40:8. construed 15:22, 41:21, 62:24, 64:2. construing 38:11, 40:24, 62:12, 67:15. contemplated 19:8, 58:15. contend 55:21, 56:3, 56:15, context 5:23, 6:6, 8:25, 13:13, 16:2, 16:6, 21:3, 21:13, 21:19, 21:23, 22:11, 22:13, 23:2, 23:3, 26:7, 26:9, 28:14, 28:19, 28:20, 29:9, 32:22, 36:5, 39:23. 51:16. continuations 62:19. continuing 62:20, 64:5. contrary 49:21. contributing 25:7. control 28:13, 28:17, 30:21, 31:9, 35:18, 35:21, 41:5, 44:20, 46:10, 46:18, 48:15, 56:25, 57:4, 57:6, 57:7, 57:9, 63:4, 63:6, 63:13, 63:16, 63:25, 68:21, 68:22, 72:20. controller 10:21, 37:1, 48:17, 49:2, 49:6, 58:25, 59:4, 59:8, 59:10, 64:8, 65:13, 69:20, 73:22. controller"--and 45:3. controller. 45:7, 45:9, 45:19. controlling 49:19, 55:6, 70:2, 70:3, 72:16. controls 57:2, 65:17, 68:22, 69:9, 69:24, 73:24, 74:24. conversion 29:6, 29:15, 31:16, 33:9. converter 5:8, 5:10, 5:14, 5:15, 5:16, 5:25, 6:20, 6:21, 7:5, 7:10, 7:15, 7:22, 8:3, 8:10, 8:20, 9:4, 10:2, 11:5, 11:20,

12:9.

converters 6:13, 7:3, 7:6, 7:9,

dealing 24:19. 70:16, 70:18. 7:12, 9:18, 9:21, 10:1, 11:9, 11:10, 11:11, 13:18, 14:2, debate 22:8, 22:24. describing 15:7, 53:19, 55:15. decide 21:14, 21:19, 21:22, 23:1, description 5:20, 8:22, 8:24, 14:12, 14:13, 14:17, 15:21, 14:4, 18:21, 19:18, 19:22, 16:1, 16:9, 18:11, 19:24, 23:4. 26:10. decides 54:12. 20:1, 20:2, 20:5, 25:16, 37:14, decision 55:2, 55:3, 68:4, 72:1. core 12:4, 44:4, 46:8. 48:3, 49:8, 52:5, 57:24, 67:8, corporate 3:9, 3:16. decisions 21:9. 71:12. **CORRECT** 29:14, 38:8, 66:16, default 60:1. descriptions 6:24. 71:16, 76:2. Defendant 20:17. designed 4:1, 4:14, 4:17. correctly 67:3, 71:4. **DEFENDANTS** 1:14, 2:19. desirably 45:20. corresponding 5:20, 35:8, define 8:24, 28:25, 34:7. despite 32:20. 35:17, 35:21, 36:4, 38:3, 39:7, defined 7:2, 8:11, 8:15, 8:19, detail 6:15. 39:12, 41:4. 8:20, 8:21, 10:3, 65:9, 71:7. deter 3:23. defines 5:21, 28:21. corresponding'--again 39:6. determine 36:23. correspondingly 63:25. definitely 8:21. determined 36:17, 38:21, 40:12, corresponds 20:6. definition 67:9, 70:23, 74:4. 40:13. delay 36:12, 36:13, 36:15, 37:11, determines 71:21. Counsel 3:5, 3:21, 4:9, 4:10, 4:21, 14:20, 15:5, 18:9, 18:14, 66:20, 66:23, 67:1, 67:4, determining 35:24, 36:2, 36:20, 67:12, 69:19, 70:22, 70:23, 37:11, 41:5. 19:20, 20:2, 33:12, 40:23, device 6:7, 28:5, 29:12, 30:14, 70:24, 74:9. 57:21, 57:23, 58:16, 59:20, 60:6, 67:8, 68:10, 68:14. delay--they 66:25. 30:15, 30:17, 31:22, 31:24, couple 28:12, 28:22, 30:20, 45:2, delay--you 67:1. 33:2. 35:18. 35:21. 41:5. 45:8. 45:6, 45:12, 61:13. delaying 73:10. 46:3, 46:16, 49:2, 50:25, 59:7, coupled 29:6, 50:18. delays 73:10. 60:22. deleted 51:23. coupling 28:20, 29:4, 29:22, device--fpga 6:9. 30:22, 30:23, 31:9, 46:2. deliver 11:12. devices 44:9, 44:12, 44:13, 45:2, course 6:1, 11:1, 13:2, 13:6, delivering 10:20. 45:6, 45:12, 45:15, 45:18, 13:17, 13:22, 14:2, 14:18, **DEM** 28:15, 28:18. 47:9, 47:10, 47:23, 49:6, 15:17, 24:3, 26:9, 38:11, demand 10:16, 12:11. 49:20, 50:19, 53:9, 54:23, 38:16. depend 39:22, 71:14. 54:25, 59:1. Courtroom 64:17. dependent 5:11, 7:13, 23:14, devices. 49:1. 71:5, 74:19. dictate 71:22. cover 49:10. cranking 14:9. depending 66:13. dictionary 70:23. crash 53:14. depends 65:5, 66:11, 67:14, die 33:17. 70:10. **DIEGO** 2:27, 2:29. create 56:9, 65:6, 65:15. **CRR** 1:43, 2:47, 76:11. depicted 5:13. dies 33:25. crux 13:5, 70:24, 70:25. depicting 73:12. differed 67:10. cycle 12:13, 73:12, 73:13. depiction 5:12. difference 9:15, 32:12. cycles 73:5, 73:14. **Deputy** 64:18. differently 61:25, 62:2. derive 7:23. differing 25:6. difficulty 16:16, 65:7. describe 8:1, 8:3, 24:18, 48:20, < D >. 51:23, 52:2, 53:1, 53:3, 53:16, direct 46:11, 64:15. directed 19:23, 47:18. **D.** 50:24, 58:8. 56:1, 67:12, 70:12, 70:19, **DALLAS** 2:35, 2:37. 71:10, 75:4. directly 14:16, 15:21, 16:8, data. 46:12. described 7:17, 8:4, 19:1, 19:6, 17:10.65:12. 44:5, 45:20, 46:7, 52:15, disabled 46:24. database 21:8, 21:9, 22:1. disabling 55:22, 56:4, 56:16, databases 22:2. 52:19, 53:18, 58:18, 58:20, **DC** 2:20. 63:16, 67:5, 74:12. 58:11, 59:18, 63:12, 63:25. describes 6:14, 24:15, 52:3, deactivating 44:13. disagrees 33:12. deal 48:5, 50:20. 53:4, 55:10, 56:18, 63:19, disclaimed 34:8.

44:15, 44:23, 55:21, 56:3, disclaimer 33:19, 34:2. 26:4, 37:3, 37:5, 50:7, 50:8, disclose 50:7, 53:22. 56:10, 56:15, 57:5, 62:23, 50:17, 51:9, 51:10, 51:18, disclose"--this 49:17. 62:24, 62:25, 63:20, 72:22. 51:21, 52:7, 52:23, 53:20, 57:22, 59:9, 60:17, 61:22, disclosed 10:4, 27:4, 56:5, 59:5, driven 72:10. 59:6, 62:3. drives 44:21, 46:22. 63:14. discloses 25:16, 33:24. driving 49:11, 50:1, 55:8, 63:17, **embodiments** 45:21, 45:23, disclosure 8:1, 9:10, 13:13, 14:6, 63:19. 52:12, 53:11, 57:25. 14:18, 15:2, 19:25, 25:21, dual 5:8, 5:10, 5:16, 5:25, 6:21, emphasis 62:5. 26:7, 26:11, 26:14, 26:15, 7:5, 7:10, 7:15, 8:3, 8:9, 8:20, emphasize 5:9, 19:18. 26:20, 50:18, 56:10, 56:11, 10:2, 11:5, 11:10, 11:20, 12:9, employed 58:1. enable 46:19, 46:20, 47:14, 52:9, 56:12, 56:20. 56:1. discuss 50:15. duck 56:24. 63:23. discusses 55:8, 66:18, 66:19. duration 66:2, 66:13, 66:15, **Enabled** 45:2, 45:6, 46:22, 63:11, discussing 35:16, 48:18, 48:24, 66:24, 67:1, 67:2, 70:10, 72:9, 63:12, 71:19. 56:11. 72:14. 72:15. enablement 71:22. discussion 4:17, 35:24. during 35:9, 35:12, 36:17, 36:23, enabling 49:5, 49:10, 63:12, 63:24, 72:6. displayed 16:15. 36:24, 37:25, 38:5, 39:10, dispute 13:2, 13:5, 21:13, 21:16, 39:15, 40:4, 40:13, 40:25, **End** 27:20, 27:21, 29:13, 30:14, 41:12, 42:2, 42:21, 49:14, 65:8, 65:16, 65:18, 66:4, 44:4, 45:23, 50:6, 64:22, 49:17, 58:24, 59:8, 59:20, 65:17, 65:24, 67:19, 71:1. 69:10, 69:16, 72:18, 72:21, disputed 3:22. 60:3, 60:8, 60:12, 65:7, 72:10, 72:23, 73:2, 73:11, 73:16, 75:22. disputes 6:1. 72:25. disputing 5:15. ends 15:25, 50:23, 50:24, 68:23, distinct 6:2, 6:9, 20:21, 20:23, 69:1, 69:13, 69:25, 70:3, < E >. 20:25, 21:1, 21:3, 21:4, 21:5, 71:23. 21:8, 21:11, 21:15, 21:16, **E.** 1:44, 2:14, 2:48, 27:8. engineering 24:3, 25:4. earlier 3:20, 35:20, 36:17, 51:7, 21:20, 22:3, 22:8, 22:10, Engineers 56:8. 22:17, 22:18, 23:3, 23:5. 70:14. enough 49:7. distinctly 66:17. EASTERN 1:2. entire 64:3, 69:24, 73:24. distinguished 49:14. edge 16:23, 16:25, 17:4, 17:7, equally 22:7. distributed 3:21. 17:11, 17:12, 17:17, 18:9, equated 40:15. **DISTRICT** 1:1, 1:2. 18:12, 28:12, 28:16, 30:20. equivalence 39:22, 40:2, 40:15, **DIVISION** 1:3. effect 11:3. 42:4, 42:5, 43:10. **Docket** 3:4, 75:3. efficient 4:11, 20:13. equivalent 38:22, 39:9, 39:11, documents 25:19, 26:19. either 3:24, 31:1, 38:12, 41:19, 40:5, 42:6. doing 12:10, 14:9, 17:5, 29:21, 46:11, 56:12. erased 51:20, 51:22. 29:22, 29:24, 30:9, 31:8, EL 2:28. errors 38:8. elaborate 62:14. esoteric 25:3. 45:7. done 13:16, 20:6, 51:22, 61:24, elapses 66:20, 68:15, 69:19. et 1:12, 64:24. 62:2. electrical 24:3, 25:4. event 66:20. down 10:23, 14:14, 18:1, 33:14, electrically 45:2, 45:5, 45:14, events 12:14. 47:14, 51:3, 68:11, 68:14. 55:23. everyone 64:22. **ELECTRONICS** 1:11. down-tick 9:23. everything 29:5. downscale 9:21. element 13:24, 25:4. evidence 11:5, 25:18, 71:15, **DRAM** 10:21, 10:25, 11:1, 27:3, elements 12:5, 13:22, 14:8, 33:8, 74:18. 48:4, 54:19. exact 54:4, 65:14. 33:24, 34:4, 34:7. Ellsberry 49:16, 49:21, 60:1. exactly 19:11, 46:7, 55:18, **Drams** 11:15. draw 22:1. elmo 64:17. 71:25. embodiment 6:6, 8:2, 11:8, drift 75:6. examination 38:18. drive 6:15, 9:13, 44:1, 44:5, 11:14, 11:16, 16:15, 16:17, **example** 10:21, 11:13, 12:6,

18:25, 19:6, 23:22, 23:25, finer 56:23. funny 25:3. 24:21, 27:19, 29:5, 29:14, fingers 28:16, 28:17. 37:1, 37:18, 46:19, 58:4, 59:6, finished 68:4. 60:20, 63:1, 73:14, 74:14, first 4:21, 5:7, 7:9, 9:4, 20:19, <G>. 74:15, 74:21. 21:8, 22:4, 22:10, 27:7, 27:21, gave 15:15, 23:22, 24:6. examples 36:22, 37:10, 48:14, 28:10, 29:13, 30:14, 30:16, general 71:13, 74:22. 74:15. 31:12, 31:21, 35:7, 35:24, generally 74:6. generated 13:4, 14:15, 15:15, **Except** 43:17. 35:25, 41:6, 41:7, 44:21, 45:1, excluded 34:4, 66:15. 64:13, 71:19, 72:17, 72:20, 15:20, 15:24, 16:9, 17:16, **Exhibit** 24:25. 72:24, 72:25. 19:4, 36:12. experts 4:18, 21:21, 34:5, 34:6. **FISH** 2:19, 2:26, 2:34. generating 13:25, 14:1, 16:25, explain 11:23, 37:8. fit 28:11. 36:12. five 9:22. gets 54:13. explanation 6:4. flash 10:21, 10:25, 11:15, 27:3. getting 37:17, 39:4, 66:22. express 74:3. expressed 44:12, 67:9. flashes 11:1. **GILLAM** 2:41. expressly 24:15. fly 37:9. qive 23:22, 34:3. extent 22:19, 39:23, 40:17. focus 4:3. given 12:12, 16:2, 65:4, 65:25. extrinsic 25:18. focusing 57:22. gives 5:22, 17:8, 32:24. **follow** 63:7. glad 62:15. following 21:18, 22:13, 24:7. goals 60:25. <F>. follows 66:10. gold 28:16, 28:17. **F.** 27:10. FOREGOING 76:1. **aotten** 71:16. faces 62:11. **forgot** 41:1. **govern** 4:18. fact 6:11, 15:11, 20:1, 22:2, fork 44:7, 44:10, 44:24, 50:22, grammatical 38:8. 24:11, 30:8, 32:19, 32:20, 51:13, 51:22, 51:23, 51:25, grayed 58:7. 62:11, 65:11. 52:1, 53:21, 54:14, 54:15, great 16:19, 24:10. facts 55:7. 55:1, 55:15, 58:9, 59:17, green 15:19. fail 42:25. 61:16, 61:20, 61:22, 62:22, group 4:10, 44:14, 48:21, 51:11, fails 57:23. 63:3, 63:20. 63:8, 63:21. Fair 43:3. fork-in-the-road 51:10, 52:2, grouped 54:24. groups 44:9, 44:12, 45:12, fall 17:3. 52:4, 54:4, 55:3. **falling** 17:15. **FORMAT** 76:5. 45:13. falls 62:1. found 43:16, 54:3, 54:5, 54:14, guess 16:11, 22:6, 22:19, 25:19, familiar 37:13. 62:6, 62:18, 70:22, 71:14, 25:22, 31:3, 31:19, 32:1, 72:1. 32:23. family 62:18. quidance 5:19, 34:3. far 16:2. foundation 9:9. fear 15:22, 16:4. four 24:8, 57:24, 57:25, 58:13, quides 32:4, 64:24. 61:4, 61:5. guys 35:2. fed 27:4. FEDERAL 23:11, 76:12. fourth 20:20, 22:5, 23:13. feed 24:18, 25:7. **FPGA** 11:16, 12:1, 12:4, 12:5, 12:14, 23:23, 26:12, 26:13. < H >. feel 16:7, 66:2. **FEES** 76:4. Fpga--and 11:25. half 35:23. **Fpgas** 12:7, 26:15. hand 22:12, 30:23. felt 21:13. **FRANCIS** 2:31. few 5:7, 51:6. **handle** 4:18. field 67:7, 67:10, 67:11. Frank 3:15, 35:5. hang 16:20, 18:14. figures 51:17, 51:20, 52:2, 58:4, from--i'll 38:4. happen 36:3, 41:11, 41:12, 61:23, 71:11. front 62:1. 53:11. final 7:8, 74:2. full 57:22. happens 41:12. function 45:14. find 42:16, 43:12. **happy** 4:9. finding 16:16, 54:16. fundamentally 22:9. hat 18:15.

impacts 32:15. intend 34:3, 34:7. hear 4:8, 18:1, 18:2, 20:16, 57:11. impedance 46:24. intended 4:20, 28:4, 28:6, 28:21, **HEARING** 1:22, 3:3, 4:6, 30:12, implement 47:24, 50:4, 53:15, 29:19, 30:10, 32:19, 60:23. intention 68:19. 31:19, 61:17. 55:2. hearing. 75:22. implementation 54:4. interface 28:11, 28:15, 28:19, height 23:20. implemented 61:16, 61:18. 28:22, 29:3, 29:8. held 21:10. implements 61:20. interface, 49:20. implication 8:19, 8:24, 67:23. help 23:18. **interpretation** 41:18, 56:20. helpful 66:6, 75:19. implicit 9:5. interval 36:13, 36:24, 40:11, helping 37:14. **imply** 71:7. 40:13. here--before 37:20. important 15:17, 46:5, 58:2. invention 49:19, 58:15, 58:16, **HEREBY** 76:1. in. 9:20, 73:8. 59:3, 59:4, 61:1, 61:16, herein 8:21. inartful 72:15. 61:20. **INC.** 1:5. inventors 19:5, 48:2, 58:20. high 46:24. higher 14:9. include 28:12, 31:15, 44:24, **investigation** 53:25, 54:1, highest 22:21. 67:1. 54:11. highlighted 14:7, 35:14, 45:3, includes 43:18, 43:19, 66:3, invite 21:14, 21:17, 22:24. 45:16, 46:10, 50:14, 65:1. 72:18. involve 9:4. including 57:25, 63:4, 71:11. highlighted--and 48:7. involved 22:3, 54:1, 54:2. inconsistent 10:17. **IP** 30:1. highlighting 47:8, 51:7. **history** 33:19, 33:23, 36:6, 37:7, increase 43:9. IPR 68:3. independent 7:12, 10:25, 11:17, 37:16, 39:8, 40:15, 40:23, **IRELL** 2:3. 41:20, 55:9, 62:4. 24:16, 27:5, 52:23, 53:1, 53:3, irrelevant 32:3. history--switching 62:7. 53:12, 53:16. isolate 45:11, 45:12, 45:15, independently 11:2, 52:11, Hobbs 3:10. 45:18, 54:6. hold 30:22. 52:22, 53:8, 53:17. isolate"--excuse 45:17. home 17:20. indicate 29:23. isolation 6:7, 46:2. Honor--i 56:24. indulgence 64:20. issue 20:20, 20:23, 21:7, 21:12, **HONORABLE** 1:24. informs 69:20, 73:22. 21:25, 22:2, 22:4, 25:16, 32:5, hooks 16:20. infringe 62:19. 34:2, 37:22, 40:19, 41:16, infringement 54:15, 54:22, 54:13, 54:14, 67:2, 67:4, 68:3, hope 4:7. host 28:14, 28:18, 29:4, 29:8, 70:25. 65:7. 30:24, 30:25, 31:6, 31:24, inherent 70:1, 73:5, 73:7. issued 42:20, 43:16, 54:6. 32:10. inherently 69:11. issues 4:15, 4:17, 38:7, 42:13, inhibiting 48:14. 42:15, 68:18. **HOUSTON** 1:44, 2:14, 2:48. issuing 3:23. initial 4:2, 16:11. input 13:1, 13:6, 13:9, 13:10, it--"before 39:14. < | >. 13:11, 13:15, 13:17, 13:23, it--"from 73:21. idea 44:11, 44:19, 45:10, 45:19, 14:1, 14:8, 16:22, 16:24, 17:1, it--what 28:19. 47:6, 47:22, 47:24, 48:21, 17:2, 17:4, 17:5, 17:11, 17:14, italicized 50:11, 50:13. 49:8, 50:21, 53:14, 54:18, 18:8, 18:10, 18:11, 35:7, ITC 53:24, 62:6. 35:16, 35:21, 36:3, 39:6, 55:4, 61:24, 62:22, 74:23. itself 8:5, 8:6, 11:4, 13:4, 17:8, identified 30:14. 39:12, 41:3. 17:18, 30:15, 40:2, 41:20, inputs 14:12, 14:17, 48:8. illustrate 52:18. 67:6, 67:18, 72:19. illustrated 18:25, 47:19. insight 43:4, 43:14. itself--the 12:1. instance 7:3, 7:4, 27:7. illustrates 49:9. illustrating 18:22, 18:23. Instead 47:19, 61:3. illustration 36:8, 46:6, 47:2, instituting 68:5. < J >. institution 68:4, 72:1. 51:4, 51:13. **Jamie** 3:10. **impact** 32:16. instructive 70:15. Jason 2:9, 3:8.

limited 26:18, 40:24, 42:7. **Jayson** 3:10. Jeff 2:32, 3:15. limiting 8:1, 8:12, 26:22, 27:17, < M >. Jennifer 2:17, 3:6. 28:2, 28:25, 29:11, 30:6, **M.** 2:47. 30:17, 31:20, 32:13, 32:18, **JESD** 25:20. Madam 64:17. **job** 5:9. 32:22. 33:7. magic 73:13. joined 3:14. line 5:21, 6:25, 10:23, 19:21, **MAGISTRATE** 1:25. joint 39:17. 47:4, 49:2, 50:25, 51:8, 51:9, MAIN 2:36, 9:9, 10:5. **JUDGE** 1:25. 51:18, 51:21, 52:12, 52:22, **MAINE** 2:21. JUDICIAL 64:14, 76:6. 53:11, 53:13, 53:20, 58:10, management 11:9. jump 34:25. 58:11, 59:6, 59:16, 61:21, MANELLA 2:3. 68:23. jury 21:14, 21:18, 21:22, 22:13, marked 46:23. 23:1, 23:4, 23:6. line-drawing 22:8. MARKMAN 1:22. justified 59:19. lines 11:21, 18:21, 19:7, 22:1, **MARSHALL** 1:3, 1:12, 1:45, 2:13, 23:22, 27:5, 50:19, 51:1, 2:15, 2:43, 2:49. 53:10, 58:18, 58:20, 58:22, masking 60:20. < K >. 58:23, 59:1, 62:7, 64:24, materials 38:15. keenly 67:3. 64:25, 69:15. Matt 3:15. **kept** 61:17. lines--one 58:5. **MATTER** 7:16, 7:17, 37:19, 38:8, link 70:20. 42:25, 43:5, 43:7, 76:3. key 13:16. linked 36:1, 36:21, 69:11, 69:12. matters 16:1, 42:2. kind 44:10, 47:7, 51:18. known 67:7, 67:11, 74:21, **linking** 70:21. **MATTHEW** 2:39. litigation 62:17. **Mckool** 2:13. 74:23. knows 13:2. little 66:6, 70:14. **Mcroberts** 1:43, 2:47, 76:9, **LLP** 2:3, 2:41. 76:11. load 24:4, 24:10, 24:14, 25:7, me--"electrically 45:17. < L >. 48:1, 48:18, 48:20, 50:5, me--column 48:17. labeled 46:21. 58:16, 58:21, 58:22, 59:1, me--in 46:8. language--"before 41:3. 59:7, 59:14, 61:3, 61:4. me--that 54:17. large 44:16. load. 59:11. mean 13:2, 13:8, 15:3, 15:12, last 64:19. loads 45:8, 45:10, 46:3, 46:17, 21:20, 22:6, 22:7, 26:7, 29:19, 31:1, 32:1, 32:6, 32:7, 32:14, latency"--that 69:18. 61:4, 61:5. logic 6:17, 7:16, 8:8, 21:18, 22:7, 36:5, 38:10, 39:23, 42:6, latency--'column 74:16. later 36:14. 22:14, 22:25, 30:4, 44:19, 44:23, 51:17, 56:24, 68:10, law 20:22, 21:11, 27:22, 37:13. 46:11, 46:19, 63:4, 63:13. 69:9, 71:3, 71:6. least 35:25, 41:6, 65:6, 66:11, long 15:25. meaning 4:16, 5:17, 5:22, 5:23, longer 62:21. 8:23, 16:6, 28:5, 32:24, 41:22, 67:14, 70:10. leave 23:5. look 5:18, 6:12, 8:8, 11:25, 64:21, 67:10, 67:23, 71:21, 16:21, 17:20, 18:15, 23:11, 74:23, 75:4. **Lee** 3:18. 23:25, 24:21, 33:2, 35:14, means 5:23, 21:13, 22:18, 37:8, left 22:13, 47:8. left--"and 45:17. 36:7, 36:19, 37:7, 44:25, 55:7, 39:2, 39:15, 39:18, 40:18, left--"by 45:4. 56:24, 58:4, 58:17, 59:24, 42:15, 44:19, 56:7, 67:16, length 57:21. 64:23, 66:8, 71:9, 72:15. 70:2, 71:4, 71:9, 74:19. less 57:25. looking 8:4. meant 42:5, 49:10. looks 5:12, 28:3, 28:7. Melissa 2:45, 3:13. lesson 10:19. level 9:23, 14:10. LOS 2:4, 2:7. memories 59:13. mention 41:1, 57:23. life 32:24. lot 53:24. limitation 16:12, 17:11, 26:5, lots 10:19, 11:8. mentioned 37:16, 40:23. 27:21, 28:10, 29:13, 30:14, lower 45:17. mentions 53:2. 30:16, 31:12, 31:21, 33:1, merely 33:24. LTD 1:11. 37:4, 41:11, 44:17. merge 53:13.

next 12:21, 20:10, 20:13, 64:8. original 41:3, 41:11, 66:21, met 16:13. mic 17:25, 23:17. **No.** 1:5, 3:3, 18:5, 27:15, 27:19, 66:23, 67:19. 28:9, 40:22, 59:24, 60:14, otherwise 18:13, 42:21. Michael 2:11, 2:24, 3:9. 60:15, 60:16, 71:8. output 6:14, 6:19, 6:21, 7:19, microwaves 24:8. middle 47:8. note 4:12, 11:8, 13:6. 9:13, 14:2, 46:23, 46:24, 48:9, notes 4:13, 4:19. Mike 3:14, 5:5. 69:23. minor 38:7, 42:13, 42:15. Nothing 15:2, 26:21, 28:4, 53:4, outputs 44:8. minutes 51:6. 57:18, 75:13, 75:16. outputting 11:14. misrepresentation 60:12. notice 37:21, 37:22, 64:14. outside 31:6. misunderstanding 59:22. number 44:15, 59:3, 73:5. outstanding 68:3. overall 30:17. modified 55:13. modulated 13:6, 13:10. overcome 30:5. < 0 >. modules 24:18, 31:5, 59:2. own 24:24, 70:23. moment 42:1, 65:2, 65:3, 65:12, object 10:19. owner 11:7, 72:8. 69:20, 69:22, 73:1, 73:2, obviously 16:18, 34:24, 72:14, 73:19, 73:22, 73:23. 72:15. occurring 32:11. < P >. moments 68:20. morning 3:1, 3:6, 3:13, 3:14, occurs 16:14. page 75:3. 3:21, 4:23, 4:24, 5:5, 35:5, offered 74:18. paper 19:13. Office 37:23, 38:18, 38:20, 57:11. papers 5:1, 24:24, 24:25, 27:10, motivation 46:2. 39:14, 42:3, 42:11, 42:22, 34:14, 34:17, 34:19, 64:8, 42:23, 68:5, 72:1. 75:7. move 44:1, 45:14. **MS** 2:10, 2:17, 2:45, 3:6, 3:12, **OFFICIAL** 2:47, 4:14, 76:12. parameter 65:6, 66:9, 66:11, 3:13, 3:19, 10:8, 10:11, 10:12, often 34:25. 66:13, 66:19, 66:25, 67:12, 67:14, 67:18, 68:8, 68:21, 12:25, 17:24, 17:25, 18:2, Okay 15:9, 29:18, 33:4, 43:11, 18:4, 19:14, 27:15, 28:7, 29:2, 45:25, 61:7. 69:4, 69:8, 69:9, 69:24, 70:11, 29:14, 29:17, 33:6, 40:22, ones 41:2. 71:18, 71:20, 71:21, 72:7, 41:24, 57:21, 61:2, 61:7. open 47:17, 60:24. 72:16, 72:20, 72:22, 74:4, multiple 12:2, 22:2, 23:12, 51:1, opened 60:1. 74:6, 74:11. operate 7:10, 12:2, 12:5, 12:6, 51:2. parameters 24:18, 25:7. multiplexer 48:6, 52:7, 52:16, 12:7, 52:11, 52:22. parenthetical 4:19. operates 12:1, 13:21, 23:23, part 4:13, 18:17, 18:24, 23:5, 52:19. 32:4, 57:3, 57:4. 26:13, 29:7, 29:15, 29:23, myself 38:15. operating 12:12, 12:14, 53:8. 29:24, 30:7, 31:12, 31:22, operation"--and 45:16. 33:10, 35:20, 68:25. < N >. operation--again 53:12. particular 6:6, 11:25, 12:3, named 48:2. operations 35:10, 35:17, 37:25, 12:13, 26:12, 27:24, 31:1, **narrow** 71:3. 38:6, 38:24, 39:2, 39:10, 41:14, 57:3, 58:19, 60:2, nature 22:9. 39:16, 39:18, 41:1, 41:13, 60:16, 69:21, 69:22, 74:16. near 20:2. 41:15, 52:8, 54:19, 54:22, particularly 7:3, 10:3, 30:9. necessarily 26:16, 69:11. parties 69:19. operations'. 39:3, 39:19, 40:4. necessity 68:23. partition 22:1. operations--or 53:9. need 6:19, 6:21, 7:7, 9:13, 9:25, parts 51:23, 57:6. 19:4, 20:22, 24:13, 25:7, operatively 50:18. pass 10:8, 29:9, 39:20, 44:6, 34:10, 58:9, 59:16. opportunity 5:3. 49:5, 55:9, 58:9, 59:21, 60:5, option 10:22, 15:15. 60:11, 60:17, 60:24. needed 6:19, 58:9. needs 13:4, 21:4, 28:22, 29:15, order 4:9, 4:15, 4:17, 61:21, passage 10:24, 24:11, 27:2, 75:20. 33:23, 37:2, 68:24, 75:5. 41:10. ordinary 4:16, 5:16, 8:9, 8:23, passed 60:5. **new** 38:8, 42:24, 43:5, 43:7, 43:8. 20:3, 32:17, 41:22, 64:21. passes 60:4.

31:17, 33:9. preliminarily 5:2. passing 59:25. patent--pre-regulated 16:7. PNC 24:24. preliminary 3:22, 3:23, 3:25, 4:5, patent--would 53:13. podium 39:20. 4:12, 8:7, 15:23, 20:25. patentee 37:23, 38:4, 38:9, point 3:20, 7:8, 7:11, 8:13, 9:15, premise 9:3, 10:6, 10:15, 11:3. 49:14, 50:3. 10:5, 15:10, 19:21, 21:6, 22:8, PRESCRIBED 76:5. patents 48:23, 62:18, 62:20. 22:16, 25:20, 29:20, 29:25, presentation 6:12. patents--excuse 46:8. 30:21, 31:2, 31:5, 32:1, 35:1, presenting 3:8. paths 46:3, 46:13, 46:15, 48:9, 50:14, 53:21, 56:23, 61:14, presumption 30:5. previous 35:10, 36:9, 36:11, 48:11, 48:14, 48:20, 48:22, 64:25, 65:24, 68:19, 72:13, 49:11, 49:18, 49:20, 49:22, 74:2, 74:5, 75:2. 36:17, 36:21, 37:25, 38:6, 49:24, 50:1, 50:2, 50:9, 51:2, point--the 73:24. 38:23, 38:24, 39:2, 39:3, pointed 18:7, 18:10, 20:2, 25:18, 39:10, 39:15, 39:18, 40:4, 52:5, 55:19, 58:13, 60:7, 63:6, 40:13, 40:25, 41:13, 41:14. 63:12. 41:9, 53:19, 71:1, 71:4. **PAYNE** 1:24. previously 47:16. pointing 74:5. PC 2:19, 2:26. points 5:7, 15:5, 61:13, 68:1, prime 58:1. **PCB** 18:25, 19:4, 19:9, 31:11, printed 13:22, 28:10, 29:2, 29:3, 68:12. portion 18:12, 35:15, 35:19, 29:20, 29:21, 29:24, 30:19, 31:16. per 58:1. 64:23. 31:7, 32:6, 32:9, 33:8. portions 50:14, 51:20, 63:10. prior 37:12, 49:14, 49:15, 53:24, perceived 48:2, 50:4. position 22:16, 27:16, 33:15, 55:11, 58:18, 59:12, 60:19, performing 30:22, 30:23, 45:15. perhaps 5:2, 66:5. 55:23, 61:9, 69:8, 69:10, 70:8. 69:14. 70:1. 70:8. 70:13. probably 62:12. period--not 69:25. period. 72:11, 72:25. positions 3:24, 34:23. problem 45:11, 46:4, 46:16, periods 70:18, 70:20, 72:9. possibilities 19:6. 47:25, 48:1, 50:4, 58:21. possibility 52:20, 61:14. permission 27:11. problems 53:23, 62:11. personality 23:19. possible 55:24, 57:8. proceed 3:11, 3:18. persuaded 72:5. post-allowance 38:19. PROCEEDINGS 76:3. Petitioner 72:6. posture 54:12. process 73:13, 73:23. phase 65:7. power 11:9, 13:24, 14:8, 14:16, product 53:14. phrase 27:24, 51:9, 63:1, 63:9. 14:24, 14:25, 15:7, 15:20, productive 4:10. physical 28:21, 60:10. 17:13, 17:18, 18:16, 18:19, products 54:21. physically 5:12, 20:25. 18:22, 18:23, 19:9, 19:11, program 73:8. picture 52:14, 52:15. 19:18, 24:7, 28:13, 28:17, programmed 73:6. piece 13:21. 30:20, 31:8. promptly 75:20. powering 7:1. prong 51:25. pieces 49:15. pre-determined 35:24, 36:2, pink 45:16. proper 49:5, 74:22. pins 56:10, 69:23. 36:11, 36:16, 36:20, 41:6. proposal 13:6, 13:7. pipes 25:5. Pre-regulated 13:1, 13:8, 13:9, proposed 8:6, 35:9, 44:11, 62:11, place 18:13, 43:1, 55:15. 13:11, 13:14, 13:17, 14:1, 62:14, 65:23, 68:17. placed 24:5, 64:16. 14:15, 15:4, 15:18, 15:19, prosecution 33:19, 33:23, 35:12, 36:6, 37:7, 37:16, 39:8, 40:15, places 26:11, 51:12. 15:24, 16:12, 16:21, 17:1, plain 4:16, 41:22, 64:21, 71:20, 17:5, 17:13, 17:14, 18:8, 40:23, 41:20, 42:2, 42:21, 18:10, 19:3, 20:7. 44:23, 49:15, 54:9, 55:9, 74:23. pre-regulating 14:10, 14:11, Plaintiff 1:7, 2:3, 3:7, 4:22, 59:20, 60:12, 62:3, 62:4, 62:7, 25:23, 30:13, 31:20, 75:16. 14:12. 62:20. pre-regulation 15:3, 16:4. prosecution--"disabling 49:18. Please 3:1, 4:25, 10:9, 27:15, 40:22, 57:16, 60:15. preamble 27:19, 27:23, 28:24, provide 24:12, 24:13, 28:5, pleasure 5:6. 29:11, 30:3, 30:17, 31:20, 28:17, 29:9. provided 24:2, 35:12. pluq 24:7, 24:8. 32:13, 32:24. plurality 28:12, 29:6, 30:20, preferred 11:13. provides 27:17, 27:20, 27:23,

13:11, 17:8, 17:19, 17:20, relate 14:4, 72:9. 28:3, 28:14, 28:19, 28:20, 28:21, 35:10, 36:7. 18:7, 20:3, 29:19, 30:4, 30:5, related 17:9. providing 29:4, 29:8. 30:6, 30:9, 30:10, 32:19, 36:1, relates 35:19. **public** 10:5. 41:17, 41:19, 45:1, 51:12, relevant 58:22, 65:1. pull 17:25. 60:2, 64:4, 67:15, 71:1. rely 8:17. reason 11:19, 12:9, 15:5, 24:7, relying 55:5. **purple** 58:5. purported 40:2. 24:9, 25:24, 33:7, 41:9, 46:1. remark 41:25. purpose 3:22, 11:7, 58:16. reasons 10:19, 11:23. remarks 38:3, 57:12, 64:16. put 20:25, 50:11, 52:14, 53:24, rebut 26:1. removed 19:19. 56:23, 57:7, 62:5, 63:2, 72:4, receive 36:14, 48:3, 54:16, removes 16:5. 54:18, 54:19, 54:20, 60:23. repeated 49:23, 51:7, 54:8, 73:21. puts 17:19, 50:9. received 4:6, 18:9, 18:12, 35:25, 62:17, 62:19, 63:15. 41:6, 54:21, 60:21, 60:22. repeats 51:3. rephrasing 70:8. receives 46:19. < Q >. receiving 35:7, 35:16, 35:18, **replace** 52:16. 35:20, 36:3, 39:6, 39:12, 41:3, replaced 40:4. question 9:2, 16:19, 22:12, replacement 52:18, 53:1. 22:21, 23:21, 25:22, 36:1, 41:12, 48:4, 53:8. 38:14, 39:4, 40:3, 43:3, 43:5, recess 57:11. reply 24:25, 52:6, 52:25. 44:22, 56:2, 56:3, 56:14, recess. 57:15. **REPORTER** 2:47, 76:12. 60:13, 62:2, 62:16. recitation 50:21. represent 64:11. question--the 56:24. recites 23:12. representatives 3:10, 3:17. questions 19:12, 20:9, 25:10, recognized 59:10. represented 75:7, 75:8. 39:21, 61:8, 62:9. **RECORD** 3:2, 3:5, 3:20, 4:2, request 69:2. quibble 8:14. 25:15, 58:1, 64:16, 69:17, require 9:16, 10:22, 11:1, 22:22, 71:15, 72:5, 72:21, 75:3, 54:15, 58:12, 72:9. quick 19:15, 41:25. quickly 14:22. 76:2. required 28:12, 30:18, 54:3, quite 6:15, 15:12, 66:22. red 14:7, 52:17. 54:16, 72:19. quote 68:15, 68:24. red--is 46:24. requirement 7:23, 11:11, 11:12, quoting 6:25. redefine 67:21. 12:10, 15:10, 25:25, 32:8. reduce 45:8, 46:3, 59:7. requirements 6:17. reduced 6:8. requires 9:7, 23:11, 23:24, 28:7, <R>. reducing 47:25, 48:18, 48:20, 44:6, 67:5. 50:2, 61:4, 61:5. rail 24:1. requiring 60:2. rails 25:5. reduction 58:17, 58:23, 59:14, reserve 4:4. resolve 69:5. Rajan 33:24. 61:3. ran 12:4, 12:5. redundant 6:22. respect 20:5, 57:24, 58:20, ranges 12:7. reference 30:2, 50:8, 52:6. 58:24, 60:13. rank 51:1, 57:22, 59:5, 59:14, referenced 30:8, 32:21, 48:22. respective 72:22. 69:21, 69:23. references 43:19, 48:15, 51:4. respond 14:22, 61:11. ranks 47:12, 47:20, 50:24, 57:25, referred 27:2, 29:13, 44:7. response 19:15, 25:13, 57:12. referring 31:21, 31:23, 69:18, 58:1, 58:3, 58:6, 58:8, 58:13, rest 12:19, 19:10, 19:13, 20:13, 58:14, 58:19, 59:2, 59:4, 74:11. 20:14, 25:9, 27:1, 27:6, 27:9, refers 71:18, 74:11. 27:10, 28:1, 34:13, 34:16, 59:13, 61:17. ranks. 50:20. reflected 4:15. 34:19, 41:23, 61:8, 64:7. rather 3:25, 72:10. regarding 19:18, 25:19, 42:19, restrictions 18:13. 43:14, 60:13, 72:1. reader 20:3. result 21:15. Regardless 59:3. ready 3:11, 3:18. results 64:4. **REAL** 2:28, 67:4. regards 43:15, 44:4, 61:14, retain 7:14. real-world 26:17. 70:17. retained 41:3. really 5:21, 8:13, 8:25, 13:5, regulated 13:3, 23:12, 23:15. reversed 54:15.

68:18, 72:24, 73:1. side 3:24, 14:21, 22:1, 44:21, review 4:2, 54:13. reviewed 54:14. seconds 24:2, 24:13. 44:22, 48:3, 49:12, 63:17, reviewing 13:3. section 15:6, 44:21, 50:12, 65:1, 63:18, 63:20, 72:24, 72:25, **RICHARDSON** 2:19, 2:26, 2:34. 72:23. 73:1. right--i'll 52:13. seeing 57:9. **sided** 68:6. seeking 39:1, 39:5, 40:8, 66:2. right--the 19:3. sides 3:21. **RMR** 1:43, 2:47, 76:11. seem 33:12. signal 36:10, 36:13, 36:14, 36:15, 46:20, 49:12, 55:22, road 33:14, 44:8, 44:10, 44:24, seemed 67:21. seems 40:8, 67:17, 71:1, 71:6, 51:14, 51:22, 51:24, 52:1, 56:3, 56:15. 53:21, 55:1, 55:15, 58:10, 74:3. signal. 46:19. signals 15:14, 26:21, 28:13, 59:17, 59:18, 61:17, 61:21, seen 44:20, 45:8, 51:19, 59:7, 61:22, 62:22, 63:3, 63:20. 62:13. 28:18, 28:22, 29:4, 29:9, route 48:9. sees 58:25, 59:2, 59:13. 30:21, 31:9, 35:8, 35:16, row 69:21. select 44:13, 48:8. 35:21, 35:25, 36:3, 39:6, row. 69:23. selected 49:6, 60:21, 69:21, 39:12, 41:4, 41:6, 48:15. **ROY** 1:24. significant 65:6. 69:23. rules 32:17, 38:18. selecting 46:13, 48:16, 50:1, similar 22:4, 37:20, 48:3, 62:18. **ruling** 30:1. 59:21, 60:6. simple 62:22. selection 46:14, 46:15, 46:16, **simply** 41:8. single 7:4, 10:23, 21:25, 36:22, 46:25, 48:10, 48:13, 55:10. < S >. selectively 48:13, 48:22, 48:25, 49:1, 51:8, 51:16, 53:10, 53:11, 58:3, 58:9, 59:5, 59:11, S/shawn 76:9. 54:6. 54:8. **Samsung** 1:11, 3:3, 3:14, 3:17, selects 46:11, 48:8. 59:14, 59:16, 60:8, 62:1, send 6:20, 46:12. 62:14, 64:2. 5:3, 5:5, 18:9, 24:24, 25:18, sense 7:16, 8:20, 25:24, 58:12. 33:12, 34:13, 34:19, 34:23, sir 57:20. 35:6, 35:9, 41:15, 41:17, 68:6, sent 60:21. sit 35:1. sentence 50:23, 50:24. sitting 32:6, 32:9. 70:1, 75:4, 75:13. SAN 2:27, 2:29. situation 30:2, 30:11, 32:18, separate 6:9, 7:11, 7:12, 7:14, 9:10, 10:16, 10:20, 11:15, 32:20. save 16:10. saw 51:5, 52:24, 63:5, 63:14, 18:11, 18:19, 21:1, 21:4, situations 26:18. 23:21, 25:1, 26:4, 27:3, 27:4, skill 8:9, 20:4. saying 21:2, 25:24, 28:24, 29:10, 31:5. **sky** 17:3, 17:15. seq 64:24. 32:8, 38:9, 50:21, 55:5, 59:23, **Slide** 5:11, 6:11, 11:24, 14:23, 59:25, 64:21, 67:8. serial 62:20, 64:5. 18:5, 23:2, 24:20, 24:23, serve 13:17, 60:25. 27:15, 28:9, 40:22, 55:13, says 15:2, 15:7, 15:8, 15:11, 18:16, 18:22, 27:19, 27:22, set 3:21, 16:22, 54:25, 69:5, 59:24, 60:15, 70:14. 36:12, 41:22, 45:7, 48:7, 69:8. slides 10:8, 12:25, 37:9, 51:7. 49:16, 51:16, 52:21, 53:17, sets 47:9, 47:11. **slot** 28:11. 59:7, 61:19, 65:12, 67:6, **SHAWN** 1:43, 2:47, 76:11. **Smith** 2:13, 2:41, 2:45, 3:13, 73:19, 73:21. shawn_mcroberts@txed.uscou 3:19, 10:8, 10:11, 10:12. scheme 57:4. rts.gov 1:47. **Sohi** 3:10. scope 15:23, 32:16, 38:17, shift 14:14. **Sol** 30:1. 38:20, 38:21, 39:25, 42:24, **short** 24:9. **solution** 48:1, 50:3, 50:4. 43:9. shouldn't 15:9. solve 47:25. screen 9:3, 59:15, 75:6. solved 46:4. **show** 59:15. seated 3:1, 57:16. showed 51:5, 63:23. **somehow** 52:11, 53:19. second 6:8, 13:20, 19:9, 20:20, showing 47:6. **Sometimes** 44:7, 52:10. shown 18:24. Sorry 58:21. 21:8, 22:10, 35:23, 44:22, 45:14, 46:23, 58:6, 58:11, **shows** 5:11, 26:4, 46:7, 51:13, sorry--data 53:9. 59:16, 59:18, 60:17, 67:2, 52:12. **sort** 9:9, 13:21, 21:17, 68:18.

sought 66:12. 74:12, 74:17, 74:20. terminal 47:18. sounds 7:20. structural 17:11. terminals 48:5, 55:20. **source** 8:13, 13:15, 14:24, 14:25, structure 17:9, 17:19, 28:22. terms 3:22, 3:25, 4:18, 18:13, 15:7, 17:16, 17:18. struggling 22:22, 26:4. 20:17, 21:5, 26:20, 32:14, sources 15:20. stuck 10:4. 37:15, 38:10, 38:12, 38:25, **SOUTH** 2:42. subject 37:19. 40:15, 42:3, 44:2, 44:5, 44:23, spatial 60:10. subsequent 36:25, 65:15. 75:12. speaking 24:11. sudden 32:7. test 27:17. **spec** 63:14. sufficient 58:3, 59:16, 71:25. **TEXAS** 1:2, 1:12, 1:45, 2:15, specialized 11:6. sufficiently 72:5, 72:8. 2:37, 2:43, 2:49. specific 26:20, 40:9, 42:18, 60:3, text 27:24, 32:21, 46:10. suggest 59:18. **SUITE** 2:6, 2:14, 2:21, 2:36. 60:9, 67:8, 67:23, 74:6, **Tezyan** 2:11, 3:9, 64:10. 74:20. that--"is 69:19. superfluous 6:22, 7:7, 9:11, specifically 15:16, 29:23, 38:7, 9:12. that--but 43:15. 51:4, 52:3, 55:1. supplied 10:23, 11:2. that--makes 68:25. specification--switching 49:24. supply 10:25, 11:4. that--where 37:18. the--excuse 54:17. spirit 4:7. support 16:15. **split** 52:8, 54:23, 55:16. supports 20:8. themselves 52:2. supposed 28:17. they've 15:22, 51:19, 51:22. splitting 63:6. SW 2:21. **ST.** 2:14. thinking 8:9. stand 5:1, 12:23. swapped 40:5. third 7:9, 9:4, 20:20, 22:10. switch 17:24, 44:9. though 4:16, 24:16, 30:8, 31:2, standard 11:12. **STARS** 2:5. switched 60:8. 54:3, 57:24. start 12:8, 18:5, 18:6, 23:10, switches 48:25, 49:1, 49:19, three 20:13, 24:18. throughout 12:12, 27:18, 71:10. 36:8, 65:5, 66:3, 66:10, 66:12, 60:1. 67:14, 69:5, 69:9, 69:12, 70:9, switching 44:6, 46:2, 48:18, thrust 35:18, 35:23. 71:5, 72:10, 73:11, 73:16. 48:19, 48:20, 48:22, 49:3, tied 14:16, 14:18, 15:21, 16:8, **started** 29:19. 49:9, 49:22, 50:1, 50:9, 52:5, 17:9. starting 5:21, 59:6. 59:21, 60:6, 60:7, 60:11, 62:5, time--but 67:1. starts 37:3, 40:6, 58:23, 63:3, 63:3, 63:7. time--right 66:20. 65:2, 65:13, 68:8, 68:22, 69:1, systems 15:25, 25:19, 31:10. time--which 66:23. 69:25, 70:2, 71:22, 72:7. **Tobin** 3:10. state 3:5, 47:2. today 3:7, 3:9, 75:17. statement 28:4, 42:7, 42:22, <T>. today--young-jun 3:17. talked 12:3, 13:18, 14:13. together 7:13, 13:21, 14:19, 42:23, 66:1. statements 65:25. talks 12:13, 24:1, 27:3, 37:11, 17:19, 53:14, 70:20. **STATES** 1:1, 1:25, 23:23, 76:7. 47:13, 49:4, 63:17, 63:22, took 42:14, 57:6, 73:14. stay 12:12. 66:19, 71:17. tools 11:9. top 31:4, 46:20, 46:21, 55:16. **STE** 2:28. taller 23:16. step 16:2, 41:10, 41:12. targeted 49:6. top--"to 45:8. steps 36:8. teaches 49:21. tough 43:21. stock 51:12, 53:24. technically 69:10. **TRANSCRIPT** 76:2, 76:4. technique 60:20. **stops** 65:3, 65:13. transmission 36:25, 45:4, 47:3, straight 33:22, 51:9, 51:18, technology 7:17, 21:23, 22:11, 47:7, 48:16, 48:25, 50:16, 51:21, 52:12, 52:22, 53:11, 59:9. 62:18. 53:20. 58:10. 61:21. technology--you 21:19. triggers 24:4. strange 51:18, 54:12. tells 20:3. tristate 46:21, 46:23, 47:4, 47:15, **STREET** 1:44, 2:36, 2:48. temporal 60:9. 52:8, 52:10, 52:17, 52:21, strip 24:8. tentative 66:14. 53:1, 53:7, 56:25, 57:2, 63:22, **strobe** 36:10, 36:16, 69:17, 74:7, term-by-term 4:8. 63:24, 73:9, 73:15.

true 42:22, 43:1, 43:8. 46:22, 52:9, 52:10. **Truelove** 2:17, 3:6, 3:7, 3:12. values 6:13, 7:12, 7:14, 7:24, 9:10, 9:12, 9:16, 9:24, 21:5, **try** 34:7, 44:18, 52:14, 75:19. trying 41:17, 47:25, 67:21, 26:21. 68:16. variable 71:7. tuned 66:18, 67:3. variety 4:12. turn 4:21, 14:1, 14:13, 20:10. various 7:1, 26:10, 29:21, turned 47:16, 60:3, 60:5, 60:18, 71:10. 60:19. version 55:13, 55:14. **turning** 60:10. versus 3:3, 38:24, 63:8. view 8:6, 32:25. turns 46:20. two-rank 58:21, 58:24, 59:12, Voila 51:21. 59:15, 61:15. voltages 5:25, 6:1, 6:10, 12:2, type 74:6, 74:16. 12:10, 12:14, 13:17, 17:1, types 6:15, 11:8. 17:2, 17:4, 17:5, 17:9, 17:12, 17:14, 22:5, 22:10, 23:12, 23:13, 23:15, 23:24, 24:16, < U >. 25:1, 25:6, 25:25, 26:2, 26:5. volts 6:19, 9:22, 10:22, 11:2, ultimately 21:22, 22:11, 23:4, 11:14, 12:8, 24:2, 24:8, 24:12, 63:7. unclaimed 31:23. 27:4. vs 1:9. unclear 40:7. uncommonly 4:5. undergone 64:5. understand 16:14, 22:20, 23:7, < W >. 25:23, 26:23, 33:15, 34:1, wading 64:21. 34:2, 34:9, 61:9, 64:4, 68:17, walk 13:20, 46:6. wanted 4:19, 9:14, 22:15, 66:25. 70:7. understanding 16:16, 60:18, wants 22:1, 34:23, 40:17. 66:1, 66:6, 66:14, 66:16, **WASHINGTON** 2:20, 2:22, 2:42. 71:20, 73:3. well-established 27:22. **Understood** 5:17, 5:22, 33:1, Whatever 3:24, 4:9, 35:1, 41:8. 33:21, 59:20, 67:20. whereas 6:7. unfortunately 62:16. Whereby 46:10. wherein 65:5, 66:10. uniform 49:8, 52:4. uniquely 8:11. wherever 42:12. **UNITED** 1:1, 1:25, 76:7. whether 13:3, 22:3, 22:9, 23:1, unless 20:9, 25:9, 39:21, 62:8. 23:2, 29:12, 29:14, 32:24, unlimiting 27:25. 41:14, 44:5, 50:6, 50:7, 60:16, unnecessary 6:22. 67:8, 68:10, 72:8. until 73:16, 73:23. whole 6:7, 63:1, 69:5, 73:24. useful 26:1, 60:22. wide 72:23. uses 70:18. wire 24:1. using 25:17, 45:4, 61:16, 69:5, wireless 30:3. 69:7.69:8. wires 11:3. with--just 26:4. within 7:5, 8:7, 30:8, 30:16. < V >. Without 28:24, 33:11, 55:22, value 7:4, 7:5, 7:18, 7:22, 9:15, 56:4, 56:16, 59:17, 61:22. 9:20, 9:21, 9:23, 10:16, 21:4, Won-jin 3:18.

word 8:15, 13:8, 20:7, 51:16, 55:1, 62:12, 62:23, 64:2, 72:14. words 54:19, 55:22, 62:13. work 42:10, 53:7, 53:23. write 36:9, 36:10, 36:23, 37:12, 44:18, 58:25, 59:8, 60:4, 60:20, 60:23, 72:23, 73:13. written 16:13, 68:11. wrote 68:14. < Y >. **Y1** 47:5, 48:4, 52:9, 53:10, 55:20. **Y2** 47:18, 48:5, 53:10, 55:20. Y2. 52:10. yellow 45:4. yesterday 24:6, 64:12. you--that 62:1. < Z >. **Zheng** 3:10. **ZHONG** 2:10, 3:8, 17:24, 17:25, 18:2, 18:4, 19:14, 24:6, 27:15, 28:7, 29:2, 29:14, 29:17, 33:6, 40:22, 41:24, 57:21, 61:2, 61:7.